Cases 2:06) 7:46 0 0 50 0 46 3 - 15 MSE D D CO	monemetr 1501-1 FiFeibe	66/2/3/2/2000 Parage 6-01099
e e e e e e e e e e e e e e e e e e e		U.S. DISTRICT COURT EASTERN DISTRICT OF TEXAS
连起 公司,但是1000年的		
N THE UNITED ST	TATES DISTRICT	COURT NOV 30 2006
FOR THE EASTE	RN DISTRICT OI	TEXAS
MARSH	ALL DIVISION	DAVID J. MALAND, CLERK
TX EASTEAN WARSHALL		BY
REMBRANDT TECHNOLOGIES, LP)	DEPUTY
D1 :)	
Plaintiff,)	e No. 2 - 0 6 C V - 5 0 6
••) Cas	e No & = 0 0 0
${f V}_{\cdot\cdot}$	<i>)</i> \ 11 11	OV TDIAI DECHECTER
) JOI	RY TRIAL REQUESTED
COMCAST CORPORATION; COMCAST	<i>)</i>)	
CABLE COMMUNICATIONS, LLC;	,)	
and COMCAST OF PLANO, LP,).	
)	
Defendants.)	
)	

COMPLAINT

Plaintiff Rembrandt Technologies, LP ("Rembrandt") files this complaint for infringement of United States Patent Nos. 5,710,761; 5,778,234; 6,131,159 and 6,950,444 under 35 U.S.C. § 271, and in support thereof would respectfully show the Court the following:

RELATED CASE

This case is related to an action filed in the Marshall Division of the Eastern District of Texas and assigned to Judge Ward, captioned *Rembrandt Technologies*, *LP* v. *Time Warner Inc*, No. 2-06CV-369 filed September 13, 2006.

THE-PARTIES

- Plaintiff Rembrandt is a limited partnership organized under the laws of the state of New Jersey with its principal place of business at 401 City Avenue, Suite 815, Bala Cynwyd, PA 19004 and offices at 214 W Fanin, Marshall, TX 75670.
- 2. Defendant Comcast Corporation is a corporation organized under the laws of the state of Pennsylvania with its principal place of business at 1500 Market Street, Philadelphia, PA

19102. Defendant Comcast Cable Communications, LLC is an LLC organized under the laws of Delaware with its principal place of business at 1500 Market Street, Philadelphia, PA 19103. Defendant Comcast of Plano, LP is a limited partnership organized under the laws of Delaware with its principal place of business at 1201 Market Street, Ste. 1405, Wilmington, DE 19801. Comcast of Plano, LP's registered agent of service is CT Corporation Systems located at 350 N. St Paul Street, Dallas, TX 75201. (Defendants are collectively referred to herein as "Comcast.") Comcast is a national provider of cable television and internet products and services, and regularly conducts and transacts business in Texas and within this judicial district itself.

JURISDICTION AND VENUE

- This is an action for patent infringement, arising under the patent laws of the United States, 35 U.S.C. § 1, et seq. This Court has exclusive subject matter jurisdiction over this action under 28 U.S.C. §§1331 and 1338(a).
- 4. This Court has personal jurisdiction over all named Defendants. Comcast has conducted and does conduct business with the State of Texas. Comcast, directly or through subsidiaries or intermediaries, offers for sale, sells, advertises, and markets products and services that infringe the patents-in-suit as described more specifically below. Therefore, because Comcast has committed acts of patent infringement in this district, or is otherwise present or doing business in this district, this Court has personal jurisdiction over Comcast.
- 5. Venue is proper in this judicial district under 28 U.S.C. §§1391(b), (c), and 1400(b).

COUNT I: INFRINGEMENT OF U.S. PATENT NO. 5,710,761

6. Rembrandt refers to and incorporates herein the allegations of Paragraphs 1-5 above

- 7. Rembrandt is the owner of all right, title and interest, including the right to sue, enforce and recover damages for all infringements, in U.S. Patent No. 5,710,761, entitled "Error Control Negotiation Based on Modulation" ("the '761 patent"). A true copy of the '761 patent is attached as Exhibit A.
- 8. The '761 patent was duly and legally issued by the United States Patent and Trademark Office on January 20, 1998, after full and fair examination.
- 9. Comcast has directly or indirectly infringed, and is continuing to directly or indirectly infringe, the '761 patent by practicing or causing others to practice, by inducement and contributorily, the inventions claimed in the '761 patent, in this district or otherwise within the United States. For example, Comcast has infringed and continues to infringe the '761 patent by providing high-speed cable modem internet products and services to subscribers.
- Upon information and belief, Comcast will continue to infringe the '761 patent unless enjoined by this Court. Upon information and belief, such infringement has been, and will continue to be, willful, making this an exceptional case and entitling Rembrandt to increased damages and reasonable attorneys' fees pursuant to 35 U.S.C. §§ 284 and 285.

COUNT II: INFRINGEMENT OF U.S. PATENT NO. 5,778,234

- Rembrandt refers to and incorporates herein the allegations of Paragraphs 1-5 above.
- Rembrandt is the owner of all right, title and interest, including the right to sue, enforce and recover damages for all infringements, in U.S. Patent No. 5,778,234, entitled "Method for Downloading Programs" ("the '234 patent.") A true copy of the '234 patent is attached as Exhibit B.

- Trademark Office on July 7, 1998, after full and fair examination.
- 14. Comcast has directly or indirectly infringed, and is continuing to directly or indirectly infringe, the '234 patent by practicing or causing others to practice, by inducement and contributorily, the inventions claimed in the '234 patent, in this district or otherwise within the United States. For example, Comcast has infringed and continues to infringe the '234 patent by providing high-speed cable modem internet products and services to subscribers.
- Upon information and belief, Comcast will continue to infringe the '234 patent unless enjoined by this Court. Upon information and belief, such infringement has been, and will continue to be, willful, making this an exceptional case and entitling Rembrandt to increased damages and reasonable attorneys' fees pursuant to 35 U.S.C. §§ 284 and 285.

COUNT III: INFRINGEMENT OF U.S. PATENT NO. 6,131,159

- 16. Rembrandt refers to and incorporates herein the allegations of Paragraphs 1-5 above.
- 17. Rembrandt is the owner of all right, title and interest, including the right to sue, enforce and recover damages for all infringements, in U.S. Patent No. 6,131,159, entitled "System for Downloading Programs" ("the '159 patent"). A true copy of the '159 patent is attached as Exhibit C.
- 18. The '159 patent was duly and legally issued by the United States Patent and Trademark Office on October 10, 2000, after full and fair examination.
- 19. Comcast has directly or indirectly infringed, and is continuing to directly or indirectly infringe, the '159 patent by practicing or causing others to practice, by inducement and contributorily, the inventions claimed in the '159 patent, in this district or otherwise within the

United States. For example, Comcast has infringed and continues to infringe the '159 patent by providing high-speed cable modem internet products and services to subscribers.

Upon information and belief, Comcast will continue to infringe the '159 patent unless enjoined by this Court. Upon information and belief, such infringement has been, and will continue to be, willful, making this an exceptional case and entitling Rembrandt to increased damages and reasonable attorneys' fees pursuant to 35 U.S.C. §§ 284 and 285.

COUNT IV: INFRINGEMENT OF U.S. PATENT NO. 6,950,444

- 21. Rembrandt refers to and incorporates herein the allegations of Paragraphs 1-5 above.
- Rembrandt is the owner of all right, title and interest, including the right to sue, enforce and recover damages for all infringements, in U.S. Patent No. 6,950,444, entitled "System and Method for a Robust Preamble and Transmission Delimiting in a Switched-Carrier Transceiver" ("the '444 patent"). A true copy of the '444 patent is attached as Exhibit D.
- The '444 patent was duly and legally issued by the United States Patent and Trademark Office on September 27, 2005, after full and fair examination.
- 24. Comcast has directly or indirectly infringed, and is continuing to directly or indirectly infringe, the '444 patent by practicing or causing others to practice, by inducement and contributorily, the inventions claimed in the '444 patent, in this district or otherwise within the United States—For example, Comcast has infringed and continues to infringe the '444 patent by providing high-speed cable modem internet products and services to subscribers.
- Upon information and belief, Comcast will continue to infringe the '444 patent unless enjoined by this Court. Upon information and belief, such infringement has been, and

will continue to be, willful, making this an exceptional case and entitling Rembrandt to increased damages and reasonable attorneys' fees pursuant to 35 U.S.C. §§ 284 and 285.

PRAYER FOR RELIEF

WHEREFORE, Rembrandt prays that it have judgment against Comcast for the following:

- (1) An order that Comcast has infringed the patents-in-suit;
- (2) A permanent injunction enjoining and restraining Comcast and its agents, servants, employees, affiliates, divisions, and subsidiaries, and those in association therewith, from making, using, offering to sell, selling, and importing into the United States any product, or using, offering to sell, or selling any service, which falls within the scope of any claim of the patents-in-suit;
 - (3) An award of damages;
 - (4) An award of increased damages pursuant to 35 U.S.C § 284;
 - (5) An award of all costs of this action, including attorneys' fees and interest; and
- (6) Such other and further relief, at law or in equity, to which Rembrandt is justly entitled

JURY DEMAND

Rembrandt hereby demands a jury trial on all issues appropriately triable by a jury.

Dated: November 30, 2006

Respectfully submitted,

By: Max L. Tribble, Jr., Lead Attorney

State Bar No. 20213950

Email: mtribble@susmangodfrey.com

Susman Godfrey L.L.P.

1000 Louisiana Street, Suite 5100

Houston, TX 77002

Telephone: (713) 651-9366 Facsimile: (713) 654-6666

Attorneys for Rembrandt Technologies, LP

OF COUNSEL:

Edgar Sargent
WA State Bar No. 28283
Email: esargent@susmangodfrey.com
Susman Godfrey L.L.P.
1201 Third Avenue, Suite 3800
Seattle, WA 98101-3000
Telephone: (206) 516-3880
Facsimile: (206) 516-3883

Brooke A.M. Taylor
WA State Bar No. 33190
Email: btaylor@susmangodfrey.com
Susman Godfrey L L.P.
1201 Third Avenue, Suite 3800
Seattle, WA 98101-3000
Telephone: (206) 516-3880
Facsimile: (206) 516-3883

Tibor L. Nagy
Texas Bar 24041562
Email: tnagy@susmangodfrey.com
Susman Godfrey L.L.P.
590 Madison Ave., 8th Floor

New York, NY 10022

Main Telephone: (212) 336-8330

Main Fax: (212) 336-8340

Robert M Parker State Bar No. 15498000 Robert Christopher Bunt State Bar No. 00787165 Charles Ainsworth State Bar No. 00783521 Parker Bunt & Ainsworth 100 E Ferguson, Suite 1114 Tyler, TX 75702 903-533-9288

Fax: 903-533-9687

Email: rmparker@pbatyler.com
Email: rcbunt@pbatyler.com
Email: charley@pbatyler.com

Otis W. Carroll, Jr.
State Bar No. 03895700
Collin Michael Maloney
State Bar No. 00794219
Patrick Kelley
State Bar No. 11202500
Ireland Carroll & Kelley
6101 S Broadway, Suite 500
Tyler, TX 75703
903-561-1600

Fax: 903-581-1071

Email: Fedserv@icklaw.com

S. Calvin Capshaw State Bar No. 03783900 Elizabeth L. DeRieux State Bar No. 05770585 Andrew W. Spangler State Bar No. 24041960 Brown McCarroll 1127 Judson Road, Suite 220 Longview, TX 75601 P. O. Box 3999 Longview, TX 75606 903-236-9800

Fax: 903-236-8787

Email: ccapshaw@mailbmc.com

Email: ederieux@mailbmc.com
Email: aspangler@mailbmc.com

Franklin Jones, Jr.
State Bar No 00000055
Jones & Jones, Inc.
P. O. Drawer 1249
Marshall, TX 75671
903-938-4395

Fax: 903-938-3360

Email: maizieh@millerfirm.com

US005778234A

United States Patent [19]

Hecht et al.

[11] Patent	Number:
-------------	---------

5,778,234

1451 Date of Patent:

Jul. 7, 1998

[54]	METHOD FOR DOWNLOADING
•	PROGRAMS

[75] Inventors: Gideon Hecht. Seminole; Kurt Ervin Holmquist Largo; Donald C. Snoll

Clearwater all of Fia

[73] Assignee: Paradyne Corporation. Largo Fla

[21] Appl No: 899,834

[22] Filed: Jul. 24, 1997

Related U.S. Application Data

[62]	Division of Ser No	880.257	May 8	1992	
C# 13	T-+ C1 6				COKE 0///

[DI]	IIII. CE	20 to		1340% 2144
[52]	U.S. Cl.		3	95/712 ; 395/652
[58]	Field of Searc	h		. 395/712, 651,

[56] References Cited

U.S. PATENT DOCUMENTS

4 430 704	2/1984	Page et al	364/200
4 459 662	7/1984	Skelton et al	364/200
4 626 986	12/1986	Mori	364/200
4.663 707	5/1987	Dawson	364/200
4.720.812	1/1988	Kao et al	364/900
4 724 521	2/1988	Carron et al	364/200
4 954 941		Redman	
5 053 990	10/1991	Kriefels et al	364/900
5.136.711	8/1992	Hugard et al	395/700
5 2 10 8 5 4			395/500
5 257 380	10/1993	Lang	395/700

5 280,627	1/1994	Flaherty et al	395/700
		Provino et al	
5 361 365	11/1994	Hirano et al	395/775
5 367.686	11/1994	Fisher et al	395/700

FOREIGN PATENT DOCUMENTS

5 367 688 11/1994 Croll

A0205692	6/1985	European Pat Off	G06F 9/44
0500973A1	2/1991	European Pat Off	G06F 9/445
0524719A2	5/1992	European Pat. Off	G06F 9/44
2227584	8/1990	United Kingdom	. G06F 12/12

OTHER PUBLICATIONS

Electronic Engineering, vol. 64, No. 783. SGS-Thomson Block Erase Flash in 16 Bit RISC Controller" Mar 1992 Woolrich, London GB p 83.


IBM Technical Disclosure Bulletin, vol. 34 No. 3, Aug. 1991. Armonk NY, US pp. 286-289

Primary Examiner—Emanuel Todd Voeltz
Assistant Examiner—Kakali Chaki
Attorney, Agent or Firm—Thomas Kayden Horstemeyer
& Risley I.LP

7] ABSTRACT

A modified version of the operating communication program of a stored program controlled apparatus is downloaded by first downloading a segment of the new package of programs which contains the essential portion of the new programs. Control of the apparatus is then transferred to the new program segment. Thereafter utilizing the downloaded essential portion of the new package of programs the remainder of the new package of programs is downloaded

8 Claims, 1 Drawing Sheet



395/652

Exhibit B

U.S. Patent

Jul. 7, 1998

5,778,234

FIG. 1




FIG. 2





FIG. 3



METHOD FOR DOWNLOADING PROGRAMS

This application is a division of U.S. patent application having Ser No. 07/880.257 of Hecht.et al. filed May 5

BACKGROUND OF THE INVENTION

This invention relates to stored program controlled apparatus and, in particular, to apparatus with a capability for 10 remote updating of its entire set of programs.

Stored program controlled apparatus can conveniently be divided into two types; one where the stored programs are completely unalterable under normal operating circumstances, and the other where the stored programs are alterable at least at times during normal operation. In apparatus of the first type, the program is often executed automatically and the user does not even know that the controlled apparatus is "stored program controlled". This is typically the case in equipment that is designed for people who are not knowledgeable in computers and for whom the equipment is just a tool of the trade. "Point of sale" terminals, such as check-out terminals at a supermarket, are a good example. Modems are another example. People who use this equipment desire fail-safe operation and they do not want to be bothered with loading programs. fixing program bugs installing updated versions of software etc.

One approach to programming such equipment is to imprint the program into read-only-memory integrated circuits and physically install the circuits into the equipment. The problem with this approach is that updated versions of the program require the creation of new sets of read-only memories and new installations

When a communication link is present. downloading' the programs to the equipment from a remote processor, through the communication link, forms another approach for programming the equipment. It has been known in the art for some time that it is feasible to download limited types of control information from a remote processor. It is also known to download entire machine language application programs. Often such equipment does not include writable non-volatile store, such as a hard disk, so the programs are stored in battery protected read/write memories.

This is an unattractive solution because it leaves a substantial portion of program memory to be at risk To mitigate this problem. U.S. Pat. No. 4.724.521, suggests storing within read-only memories of the local equipment a number of general purpose routines which comprise instructions to be executed by the central processing unit to accomplish a particular program task. These in effect, form a set of macro-instructions. The downloaded machine language program utilizes these macro-instructions to the extent possible and thereby achieves flexibility without the need to download substantial amounts of program code

In all of the known approaches however there is a program portion in the local equipment that is resident in a read-only memory and its contents is not changed. That resident portion contains "boot-up" segments and program segments that are necessary to maintain the communication so between the remote processor and the local equipment (so that the process of downloading the programs can continue) This set of programs is the "essential programs" (EP) set. This set of programs should of course, be a non-volatile store because there is always a possibility of power loss.

The fact that the EP set is needed to maintain communications presents a problem when the EP set itself needs to be 2

modified or updated Indeed that is often the case with modems where essentially the sole function of the modem software is to support communication.

SUMMARY OF THE INVENTION

The problem of downloading a modified version of the operating communication program, and the problem of effectively updating the entire set of programs in a stored program controlled apparatus, such as a modem, is solved with a downloadable start address specification means and optionally with an EEPROM memory. The start address specification means stores information that is downloaded through the communication link, and that information is used in defining the address from where the communication link programs are initiated

In accordance with the method of this invention, down-loading comprises what may be considered two communication segments. In the first segment the essential portion of the new package (EP set) of programs is downloaded to some chosen location in the local apparatus and the downloadable start address specification means is loaded with the appropriate new start address. Utilizing the most recently downloaded EP set of the new communication package, the second segment downloads the remainder of the new package.

BRIEF DESCRIPTION OF THE DRAWING

FIG. 1 presents a block diagram of an arrangement for carrying out this invention;

FIG 2 is a flow diagram of a downloading process in accordance with this invention; and

FIG 3 is a flow diagram of an augmented downloading process in accordance with this invention.

DETAILED DESCRIPTION

A modem's primary function is to enable communications between a customer's digital equipment and a remote apparatus over a transmission medium. In a modem with a stored programmed controlled architecture this communication is effected with a set of programs which includes call establishment programs. link layer protocols with flow control and error recovery functions, and programs that handle and store the communicated data, as well as the modulation and demodulation programs used by the modem These programs occupy a significant portion of the modem's program memory In accordance with this invention, all programsincluding the EP set of programs that carry out the elemental communications-are downloadable. That is, the apparatus employing the principles of this invention does not need to have a non-volatile "boot-up" read-only-memory. All programs (including the boot-up programs) can be stored in a single memory arrangement which, for some applications. can consist of just two memory devices

FIG 1 depicts one structure that in conformance with the principles of this invention enables the downloading of programs to the modem's program memory FIG. 1 includes a processor element 10 with a port for receiving signals from and sending signals to, line 12 Processor 10 is also responsive to line 11 data from program memory 20 and it supplies address and data to memory 20 via bus 13 and bus 14 respectively In a conventional processor structure, bus 14 is connected to an address port of memory 20. In FIG 1, address modifier 30 is interposed between processor 10 and program memory 20 with bus 15 supplying the address information to memory 20. Modifier 30 is responsive to

Preagge 44 of 166

register 40. which is loaded with bus 13 data when the register is enabled by bus 16. Modifier 30 is a modulo M adder, where M is the size of memory 20. A typical stored program controlled modern also includes a read/write data memory, means for interfacing with the transmission medium means for interfacing with the local digital equipment, and perhaps other data and control ports For purposes of this invention, however, these other elements are irrelevant, so they are not included in the drawing

After the new EP set is installed in memory locations X through X4N where X is the offset address (X=M/2, for example), memory locations that serve as software-defined registers in the new EP set are populated with data that is found in the corresponding software-defined addresses in the active EP set. Thereafter, according to step 51, register 40 is loaded with the offset address

It should be understood that line 12 in the FIG. 1 10 architecture effectively offers a "remote execution" capability to processor 10. in that the programs which are executed by processor 10 are affected by data supplied by line 12. For example, data supplied by line 12 can effect branching to programs that are normally dormant. One such normally dormant program is a program that downloads information to the program memory. It should also be understood and noted, that although this invention is described in connection with modems, its principles are applicable to all stored program apparatus. In particular the principles of this invention are applicable to all situations where it is desirable to download an entire set of new programs, including the EP set. For example, this invention is useful in PCs "point of sale" terminais etc

The immediate effect of loading the offset address into register 40 is to transfer control to the newly installed EP set. That means that the program in the new EP set to which control is transferred must be at a predetermined logic point so that the communication can continue seamlessly. This minor requirement can be easily accommodated by proper planning of the new EP set. Once operation proceeds under control of the new EP set of programs according to FIG. 2. step \$2 conditions processor 10 to account for the offset present in register 40 and loads the remainder of programs destined for memory 20 in addresses higher than X+N (modulo M)

The operation of the FIG. 1 apparatus is quite simple. The $^{-25}$ processes carried out by the FIG 1 apparatus are effected by executing a sequence of instructions that the processor receives from program memory 20 via bus 11. In turn. processor 10 determines which instructions are delivered to it by controlling the addresses applied to memory 20 (typically by controlling a "program counter" within processor 10 which is not shown in the FIG) The primary difference between a conventional microprocessor arrangement and the FIG. 1 arrangement is that the addresses supplied on bus 14 are not the actual addresses that are applied to program memory 26 because of the interposed circuit 30 One might call these addresses "virtual addresses", which are translated into the real addresses by the additive constant applied by register 40 to modifier circuit 30

It is obviously important to protect the information loaded into memory 26 from loss. At the very least, that means that memory 20 must be non-volatile. Memory 20 must also be relatively fast because it directly affects the processing speed that can be attained with the FIG 1 arrangement. Currently we use an electrically bulk erasable programmable, readonly memory (FLASH EEPROM) to form memory 20 This memory must be erased in bulk before new information can be written in it. To install a new EP in such a memory, it is recalled that the EP set must occupy less than half of memory 20, and that makes it convenient to construct memory 20 from at least two distinct chips (distinct in the sense of being able to crase one and not the other). Each segment of the downloading process begins with a bulk erasure of one of the memory 20 halves

The exact structure and organization of the programs executed by the FIG. I arrangement is not really relevant to this invention, but it is to be understood that a protocol exists for sending information out on line 12 and for receiving 45 information from line 12 This protocol provides a mechanism for intelligent communication with processor 10. which includes for example, knowing when the received data is commands or data, and whether to store the received data in memory 20 or elsewhere.

To summarize the downloading process of this invention I. Bulk erase the that half of memory 20 which does NOT contain the EP set of programs:

The programs that can be executed by the FIG 1 arrangement reside throughout memory 20 but the set of programs that is essential to the maintenance of communication with line 12 (the EP set) may advantageously occupy a contiguous segment of memory 20 addresses in the range 0 to N 55 substantial time after downloading is accomplished, then its Within that range of addresses there is a subroutine for installing a new EP set

2 download a new EP set of programs to the crased half of memory 20;

In accordance with the principles of this invention, the entire set of programs contained in memory 20 can be over-written with a new set of programs (in a process 60 initiated by the apparatus itself or by the party connected to the apparatus via line 12) by following the procedure outlined in FIG 2 In step 50 of FIG 2, a command is received on line 12 to branch to the subroutine in the EP set that installs new EP sets (that command may simply be a 65 data word that is installed in a particular read/write memory location) After supplying the branch instruction the new EP

- 3 download the offset address to pass control to the new EP set of programs;
- 4 bulk erase the other half of memory 20; 5. download the remainder of programs into memory 20

If register 40 is to contain the offset address for a contents must be protected in a manner not unlike that of

memory 20. Of course, register 40 can manufactured together with memory 20 and be an EEPROM. However. that is not absolutely necessary and manufacturing costs could benefit if register 40 were constructed as part of the read/write memory or as part of processor 10.

Register 40 may be a volatile memory if the downloading process is carried out as depicted in FIG. 3. Specifically, by including a copy subroutine in the EP set of programs, the

downloading process can be modified to the following (assuming the EP set is in the first half of memory 20):

1 Bulk erase the second half of memory 20:

5

- 2. download a new EP set of programs to the second half of memory 20;
- 4 download the offset address to pass control to the new EP set of programs:
- 5. bulk crase the first half of memory 20;
- 6 copy the contents of the second half of memory 20 into the first half of memory 20;
- 7 reset the offset address to 0: and
- 8 download the remainder of programs into memory 20. 10 Admittedly, during the copy sequence (which may also be a "move" sequence) the arrangement is vulnerable to power failures. Since the time of copying or moving is very small. this is a very unlikely event Still, to protect against this unlikely event, the power source can be designed to have 15 sufficient reserve to complete the copy operation, or to protect the starting address. A capacitor at the output of the power supply may supply the necessary power reserve.

In the arrangement described above where memory 20 consists of two FLASH EEPROM chips, register 40 needs 20 to have only one bit of memory and modifier circuit 30 can be merely an Exclusive OR gate which, with the aid of the one bit memory of register 40 selects the bank of memory that is active.

We claim:

- 1. A method for installing a new set of communication programs Pne into a stored program controlled apparatus that includes a communication port and a memory by transmitting said set of programs Pnew to said apparatus via said port, with the aid of a set of communications programs 30 Pold already resident in said memory where said set of programs Pold contains a subset of programs EPold that occupy less than half of the memory and said set of programs Page also contains a subset of programs EPage that when installed occupy less than half of the memory 35 comprising the steps of:
 - installing the $EP_{n\sigma}$, programs in a first area of said memory that contains programs other than the EP_{old} programs, thereby overwriting at least a portion of one program in said Pout set of programs;
 - altering operation of said apparatus to execute the EPner, programs instead of the EPold programs; and
 - installing the remaining programs of said P_{new} set of programs in a second area of said memory said second area constituting memory locations not occupied by the EPnew programs
 - 2. The method of claim 1 further comprising
 - a step of moving interposed between said step of altering operation of the apparatus and said step of installing the 50 remaining programs, that installs said EP programs into memory locations starting at a location that corresponds to a starting location of the EPold programs and
 - execute the EP programs in the installed locations by said step of moving

- wherein said installing the remaining programs of said Page set of programs stores the programs in memory locations not occupied with the EP programs installed by said step of moving.
- 3 The method of claim 1 further comprising the steps of: erasing said first area of said memory said erasing step to be performed prior to said step of installing the EP, programs into said first area of said memory; and
- erasing said second area of said memory said erasing step to be performed after said step of altering operation of the apparatus and prior to said step of installing the remaining programs of said Pnew set of programs
- 4. The method of claim 1 wherein said step of altering operation of said apparatus to execute said EPnew programs is accomplished by installing an offset address to pass control of said apparatus to said EPnew programs
- 5. A method for installing a new set of communication programs Pnew into a stored program controlled apparatus that includes a communication port and a memory by transmitting said set of programs Pnen to said apparatus via said port, with the aid of a set of communications programs Pold already resident in said memory, where said set of programs Pold contains a subset of programs EPcld that occupy less than half of the memory and said set of programs Pace, also contains a subset of programs EPace, that when installed occupy less than half of the memory. comprising the steps of:
 - installing the EP programs in a first area of said memory that contains programs other than the EPald programs, thereby overwriting at least a portion of one program in said Pold set of programs;
- altering operation of said apparatus to execute the EP, programs instead of the EPota programs;
- moving the EPnew programs from said first area of memory to a second area of said memory; and
- installing the remaining programs of said P. set of programs in said first area of memory
- 6 The method of claim 5 further comprising the step of: erasing said first area of said memory said erasing step to be performed prior to said step of installing the EP new programs into said first area of said memory
- 7. The method of claim 5, wherein said moving step further comprises the steps of:
- copying the EPnew programs from said first area of memory to said second area of memory; and

erasing said first area of memory

8 The method of claim 5 wherein said step of altering operation of said apparatus to execute said EP new programs is accomplished by installing an offset address to pass a second step of altering operation of said apparatus to 55 control of said apparatus to said EPner programs

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 5.778,234

DATED : July 7 1998

INVENTOR(S) : Hecht et al

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In column 4, line 45, delete "that"

In column 5, line 48, insert "." after "comprising".

In column 6, line 1, insert "step of" after the first appearance of "said" and before "installing"

Signed and Sealed this

Seventeenth Day of November, 1998

Atte st

BRUCE LEHMAN

Duce Tehran

Attesting Officer

Commissioner of Patints and Trademarks



United States Patent 1191

Hecht et al

6,131,159 Patent Number: Oct. 10, 2000 Date of Patent:

SYSTEM	FOR DOWN	(LOADING PROGRAMS
Inventors:	Holmquist	ht, Seminole; Kurt Ervin Largo; Donald C. Snoll ill of Fla
Assignee:	Paradyne C	orporation Largo Fla
Appl No	07/880,257	
Filed	May 8, 1992	!
Int. Cl. ⁷		G06F 9/445
U.S. Cl.		. 713/I; 713 100; 711·1
Field of S		395,700, 651, 3 712: 364/DIG. 1. DIG. 2:
	Assignee: Appl No Filed Int. CL ² U.S. CL	Inventors: Gideon Hee Holmquist Clearwater a Assignee: Paradyne C Appl No. 07/880,257 Filed May 8, 1992 Int. CL ⁷ U.S. Cl. Field of Search

713/1 2 100; 711/114. L. 145, 202–206; 710/23, 104

[56] References Cited

U.S. PATENT DOCUMENTS

4 430 704	2 1984	Page et al .	395:700
4.450.662	7 1984	Skelton et al	364.200
4 626,986	12.1986	Mori	395 700
4 634 783	3.1987	Veres et al	71.37
1 663 707	5 1987	Dawsen .	
4 720 813	1.1988	Knortal	364 900
4 724 521	2.1988	Carron et al	395,700
5 053 990	10.1991	Kreifels et al	364/900
5 126 808	6.1092	Montaivo et al	357,23.5
5 136 711	8.1992	flugard et al	395/652
5 142.623	8-1992	Staab et al	709, 200
5 210 854	5 1993	Beaverton et al	395-500
5.257.380	10,1993	โลทยู	395/700
5 268 928	12.1993	Hirh et al.	375:222
5 280 627	1 1994	Flaherty et al	395/700
5 297 258	3.1994	Hale et al	711-114
5.321,840	6 19 14	Ahlin et al	395/712
5 355 498	10/1994	Provino et al .	395/700
5 361 365	11.1994	Hirano et al	395 778
5.367.686	11 1994	Fisher et al	395/700
5 3c 7.688	11 1994	Croll	395,700

5 572,572	11:1996	Kawan et al	379 90.01
5 579 522	11 1996	Christeson et al	713/2

FOREIGN PATENT DOCUMENTS

2015305 0 205 692 0 500 973 A1 0 524 719 A2	6/1985 2/1991 5/1992	Canada European Pat. Off European Pat. Off European Pat. Off	G06F 12/14 G06F 9/44 G06F 9/445 G06F 9/44
3 227 584	8 1990	United Kingdom	. G06F 12:12

OTHER PUBLICATIONS

Electronic Engineering, vol. 64, No 783, SGS-Thomson Block Erase Flash in 16 Bit RISC Controller. Mar. 1992. Woolrich, London, GB, p. 83

IBM Technical Disclosure Bulletin, vol. 34, No. 3, Aug 1991 Armonk NY US pp 286-289

Primary Examiner-Thomas C Lee Assistant Examiner-Rijue Mai Attorney Agent of Firm-Thomas Kayden, Horstemeyer & Risley LLP

ABSTRACT

A modified version of the operating communication program cf a stored program controlled apparatus is installed with the aid of a downloadable start address specification means, optionally realized with an EEPROM memory. The start address specification means stores information that is downloaded through a communication port in the apparatus and that information is used in defining the address from where the communication programs are initiated. In accordance with the method of this invention, downloading of the entire new set of programs is effected by first downloading a segment of the essential portion of the new package of programs. Control is then transferred to the new segment by downloading appropriate information into the start address specification means. Thereafter, utilizing the downloaded essential portion of the new package of programs, the remainder of the new package is downloaded

21 Claims, 1 Drawing Sheet




Exhibit C

U.S. Patent

Oct. 10, 2000

6,131,159

FIG. 1




FIG. 2





FIG. 3



SYSTEM FOR DOWNLOADING PROGRAMS

BACKGROUND OF THE INVENTION

This invention relates to stored program controlled apparatus and, in particular, to apparatus with a capability for remote updating of its entire set of programs

Stored program controlled apparatus can conveniently be divided into two types; one where the stored programs are completely unafterable under normal operating circumstances, and the other where the stored programs are alterable, at least at times during normal operation. In apparatus of the first type, the program is often executed automatically and the user does not even know that the controlled apparatus is "stored program controlled.. This is typically the case in equipment that is designed for people who are not knowledgeable in computers and for whom the equipment is just a tool of the trade "Point of sale" terminals, such as check-out terminals at a supermarket, are a good example. Modems are another example. People who use this equipment desire fail-safe operation and they do not want to be bothered with loading programs fixing program 26 bugs installing updated versions of software etc

One approach to programming such equipment is to imprint the program into read-only-memory integrated circuits and physically install the circuits into the equipment. The problem with this approach is that updated versions of 25 the program require the creation of new sets of read only memories and new installations

When a communication link is present, downloading the programs to the equipment from a remote processor, through the communication link, forms another approach for programming the equipment. It has been known in the art for some time that it is feasible to download limited types of control information from a remote processor. It is also known to download entire machine language application programs. Often such equipment does not include writable non-volatile store such as a hard disk, so the programs are stored in battery protected read/write memories. This is an unattractive solution because it leaves a substantial portion of program memory to be at risk. To mitigate this problem, U.S. Pat. No. 4724 521, suggests storing within read-only memories of the local equipment a number of general purpose routines which comprise instructions to be executed by the central processing unit to accomplish a particular program task. These, in effect, form a set of macroinstructions. The downloaded machine language programutilizes these macre-instructions to the extent possible, and thereby achieves flexibility without the need to download substantial amounts of program code

In all of the known approaches, however, there is a program portion in the local equipment that is resident in a read-only memory, and its contents are not changed. That resident portion contains aboot-up segments and program segments that are necessary to maintain the communication between the remote processor and the local equipment (so that the process of downloading the programs can continue). This set of programs is the sescutial programs. (EP) set This set of programs should, of course, be a non-volatile store because there is always a possibility of power loss.

The fact that the EP set is needed to maintain communications presents a problem when the EP set itself needs to be modified or updated. Indeed that is often the case with moderns, where essentially the sole function of the modern software is to support communication.

SUMMARY OF THE INVENTION

The problem of downloading a modified version of the operating communication program and the problem of

2

Hilliete 006/230/220006

effectively updating the entire set of programs in a stored program controlled apparatus, such as a modem, is solved with a downloadable start address specification means and optionally, with an EEPROM memory. The start address specification means stores information that is downloaded through the communication link, and that information is used in defining the address from where the communication link programs are initiated

In accordance with the method of this invention, downloading comprises what may be considered two communication segments in the first segment the essential portion of the new package (EP set) of programs is downloaded to some chosen location in the local apparatus and the downloadable start address specification means is loaded with the appropriate new start address. Utilizing the most recently downloaded EP set of the new communication package, the second segment downloads the remainder of the new pack-

BRIEF DESCRIPTION OF THE DRAWING

FIG 1 presents a block diagram of an arrangement for carrying out this invention;

FIG 2 is a flow diagram of a downloading process in accordance with this invention; and

FIG 3 is a flow diagram of an augmented downloading process in accordance with this invention

DETAILED DESCRIPTION

A modem's primary function is to enable communications between a customer's digital equipment and a remote apparatus over a transmission medium. In a modem with a stered programmed controlled architecture this communication is effected with a set of programs, which includes call establishment programs, link layer protocols with flow control and error recovery functions, and programs that handle and store the communicated data, as well as the modulation and demodulation programs used by the modem. These programs occupy a significant portion of the modem's program memory In accordance with this invention, all programsincluding the EP set of programs that carry out the elemental communications—are downloadable. That is, the apparatus employing the principles of this invention does not need to have a non-volatile "boot-up' read-only-memory. All programs (including the boot-up programs) can be stored in a single memory arrangement which, for some applications can consist of just two memory blocks

FIG. I depicts one structure that, in conformance with the principles of this invention, enables the downloading of programs to the modeur's program memory TIG. I includes a processor element 10 with a port for receiving signals from, and sending signals to line 12 Processor 10 is also responsive to line 11 data from program memory 20 and it supplies address and data to memory 20 via bus 13 and bus 14 respectively. In a conventional processor structure, bus 14 is connected to an address port of memory 20 In FIG 1, address modifier 30 is interposed between processor 10 and program memory 20 with bus 15 supplying the address information to memory 20 Modifier 30 is responsive to register 40, which is loaded with bus 13 data when the register is enabled by bus 16 Modifier 30 is a modulo M adder where M is the size of memory 20 A typical stored program controlled modem also includes a read/write data memory means for interfacing with the transmission medium, means for interfacing with the local digital equipment, and perhaps other data and control ports. For purposes of this invention, however, these other elements are irrelevant so they are not included in the drawing

It should be understood that line 12 in the FIG 1 architecture effectively offers a "remote execution" capability to processor 10, in that the programs which are executed by processor 10 are affected by data supplied by line 12. For example, data supplied by line 12 can effect branching to 5 programs that are normally dormant. One such normally dormant program is a program that downloads information to the program memory. It should also be understood, and noted, that although this invention is described in connection with moderns, its principles are applicable to all stored 10 program apparatus. In particular, the principles of this invention are applicable to all situations where it is desirable to download an entire set of new programs, including the EP set. For example, this invention is useful in PCs, "point of sale," terminals etc.

The operation of the FIG 1 apparatus is quite simple. The processes carried out by the FIG 1 apparatus are effected by executing a sequence of instructions that the processor receives from program memory 20 via bus 11 In turn, processor 10 determines which instructions are delivered to 10 it by controlling the addresses applied to memory 20 (typically by controlling a "program counter within processor 10, which is not shown in the FIG) The primary difference between a conventional microprocessor arrangement and the FIG. 1 arrangement is that the addresses supplied to program memory 20 because of the interposed circuit 30 One might call these addresses "virtual addresses", which are translated into the real addresses by the additive constant applied by register 40 to modifier circuit 30

The exact structure and organization of the programs executed by the FIG. I arrangement is not really relevant to this invention, but it is to be understood that a protocol exists for sending information out on line 12 and for receiving information from line 12. This protocol provides a mechanism for intelligent communication with processor 10, which includes, for example, knowing when the received data is commands or data and whether to store the received data in memory 20 or elsewhere

The programs that can be executed by the FIG 1 arrange. 40 ment reside throughout memory 20, but the set of programs that is essential to the maintenance of communication with line 12 (the EP set) may, advantageously, occupy a contiguous segment of memory 20 addresses in the range 0 to N Within that range of addresses there is a subroutine for 45 installing a new EP set

In accordance with the principles of this invention, the entire set of programs contained in memory 20 can be over-written with a new set of programs (in a process initiated by the apparatus itself or by the party connected to 50 the apparatus via line 12) by following the procedure outlined in FIG 2. In step 50 of FIG 2, a command is received on line 12 to branch to the subroutine in the EP set that installs new EP sets (that command may simply be a data word that is installed in a particular read/write memory location). After supplying the branch instruction, the new EP set of programs are downloaded via line 12 Optionally, an offset address that is the starting address of the new EP set (the address corresponding to 0 in the existing EP set) is also downloaded Alternatively, the offset address may be predefined, in which case if does not need to be supplied by line 12 In any event, the offset address is greater than N and less than M-N. It may be noted that N must be less than M/2 because two EP sets must temporarily coexist in memory 20.

After the new EP set is installed in memory locations X through X+N where X is the offset address (X=M/2, for 65 example), memory locations that serve as software-defined registers in the new EP set are populated with data that is

loaded with the offset address

The immediate effect of loading the offset address into register 40 is to transfer control to the newly installed EP set. That means that the program in the new EP set to which control is transferred, must be at a predetermined logic point so that the communication can continue seamlessly. This minor requirement can be easily accommodated by proper

minor requirement can be easily accommodated by proper planning of the new EP set. Once operation proceeds under control of the new EP set of programs, according to FIG. 2, step 52 conditions processor 10 to account for the offset present in register 40 and loads the remainder of programs destined for memory 20 in addresses higher than X+N (modulo M)

It is obviously important to protect the information loaded into memory 20 from loss. At the very least, that means that memory 20 must be non-volatile. Currently, we use an electrically bulk erasable, programmable, read-only memory (FI ASH EEPROM) to form memory 20. This memory must be erased in bulk before new information can be written in it. To install a new EP in such a memory, it is recalled that the EP set must occupy less than halt of memory 20, and that makes it convenient to construct memory 20 from at least two distinct erasable memory blocks (distinct in the sense of being able to erase one and not the other). Each segment of the downloading process begins with a bulk erasure of one of the memory 20 halves.

To summarize the downloading process of this invention.

1 Bulk erase the that half of memory 20 which does NOT contain the EP set of programs;

- 2 download a new EP set of programs to the erased half of memory 20;
- 3 download the offset address to pass control to the new EP set of programs;
- 4 bulk crase the other half of memory 20;
- 5, download the remainder of programs into memory 20. If register 40 is to contain the offset address for a substantial time after downloading is accomplished, then its contents must be protected in a manner not unlike that of memory 20. Of course, register 40 can manufactured together with memory 20 and be an EEPROM However that is not absolutely necessary, and manufacturing costs could benefit if register 40 were constructed as part of the

read/write memory or as part of processor 10

Register 40 may be a volatile memory if the downloading process is carried out as depicted in FIG 3 Specifically, by including a copy subroutine in the EP set of programs, the downloading process can be modified to the following (assuming the EP set is in the first half of memory 20):

- 1 Bulk erase the second half of memory 20;
- 2 download a new EP set of programs to the second half of memory 20;
- 4 download the offset address to pass control to the new EP set of programs;
- 5 bulk erase the first half of memory 20;
- 6 copy the contents of the second half of memory 20 into the first half of memory 20;
- 7 reset the offset address to 0; and
- 8 download the remainder of programs into memory 20. Admittedly, during the copy sequence (which may also be a 'move' sequence) the arrangement is vulnerable to power failures. Since the time of copying or moving is very small, this is a very unlikely event. Still, to protect against this unlikely event, the power source can be designed to have sufficient reserve to complete the copy operation, or to protect the starting address. A capacitor at the output of the power supply may supply the necessary power reserve.

In the arrangement described above where memory 20 consists of two FLASH EEPROM chips, register 40 needs to have only one bit of memory, and modifier circuit 30 can be merely an Exclusive OR gate which, with the aid of the one bit memory of register 40 selects the bank of memory 5 that is active.

What is claimed is:

- 1 A system comprising:
- (a) a processor:
- (b) a memory and a set of programs stored in said 10 memory that are executed when the system needs to be initialized said memory being of a type which may be completely updated in its entirety but which is not volatile, said memory being the only program memory in said system; and
- (c) alterable storage means for holding a displacement multi-hit memory address that is used to point to the starting address accessed by the processor when initializing
- 2. The system of claim I wherein said memory is an ¹⁰ EEPROM memory
- 3. The system of claim 1 wherein said memory consists of 2-FI ASH EEPROM devices
- 4 The system of claim I wherein said alterable storage means is an EEPROM memory
- 5 The system of claim 1 further comprising translation means interposed between said alterable storage means and said memory, wherein said alterable storage means holds an address that translates between addresses directed to the memory via said translation means and addresses actually applied to the memory by said translation means
 - 6 A system or mprising:
 - (a) a processor;
- (b) a memory coupled to said processor, said memory being the only program memory in the system, said 35 memory being completely updatable in its entirety but non-volatile there being a set of programs stored in said memory that are executed when the system needs to be initialized; and
- (c) alterable memory means for storing a multi-bit 40 memory address that controls the starting address accessed by the processor when initializing
- 7 The system of claim 6 further comprising means for receiving a trigger signal at a telecommunications input port of the system to begin execution of said programs
 - 8 A system comprising:
 - (a) a processor;
 - (b) a memory and a communications port coupled to said processor, said communications port being adapted to communicate with devices which are external to said system, said memory being completely updatable in its entirety but non-volatile;
 - (c) a program module in said memory that, when activated by said processor effects communication with said port; and
 - (d) operationally alterable means for setting the starting address of said program, which address is supplied to said system via said communication port.
 - 9 The system of claim 8 wherein:
 - (a) said memory contains a first set of programs and a second set of programs;
 - (b) said memory is at least twice the size of the first set of programs; and

(e) said operationally alterable means sets the starting position of the program executed by said processor in connection with communication with said poil at a second specified location that is M removed from the first location, M being half the size of said memory

6

- 10 A system comprising:
- (a) a processor;
- (b) a communication port coupled to said processor, said communication port being adapted to communicate with devices which are external to said system;
- (c) a memory coupled to said processor, said memory being non-volatile and capable of being completely updated in its entirety, said memory containing programs, including a set of programs that are executed when the system needs to be initialized and a program for controlling communication through said communication port; and
- (d) means for activating said program for controlling communication and receiving information through said communication port to modify the programs in said memory said information including the program for controlling communication through said communication port and a command that is executed by said processor effectively when it is received
- 11. The system of claim 10 wherein the communication port is a telecommunication port.
- 12. The system of claim 10 wherein the communication port is a telecommunication port and the programs execute the functions of a modem
- 13 The system of claim 10 where the communication port receives commands to be executed by the processor and data to be stored in the memory
- 14 The system of claim 10 wherein said means for receiving includes means for altering the program according to the information obtained by the means for receiving
- 15 The system of claim 10 wherein said means for receiving modifies the programs by altering a portion of the memory contents pursuant to data received via said communication port
- 16 The system of claim 10 wherein said means for receiving modifies the programs by replacing them with program data received via said communication port
- 17 The system of claim 10 where the means for altering alters all of the programs in the system in a single commuis nication session with said communication port
 - 18 A system comprising:
 - (a) a processor;
 - (b) a memory coupled to said processor, said memory being of a type, which is completely updatable in its entirety but non-volatile;
 - (c) a set of program means stored in said memory that are activated when said system needs to be updated wit a new set of programs and
 - (d) alterable storage means for holding an offset memory address that is used to point to a starting address accessed by said processor when initializing
 - 19. The system of claim 18 wherein said memory is an EEPROM memory
 - 20. The system of claim 18 wherein said memory consists of 2 FLASH EEPROM devices
 - 21 The system of claim 18 wherein said alterable storage means is an EEPROM memory

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 6,131.159

DATED

: October 10, 2000

INVENTOR(S) : Hecht et al

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 4, line 40, insert "be" between "can" and "manufactured"

Column 6, line 49, delete "," after "type"

Column 6, line 52, change 'wit' to -with-

Signed and Sealed this

Twenty-fourth Day of April, 2001

Attest

NICHOLAS P CODICT

Hickoras P. Sodaci

Attesting Officer

Acting Director of the Wiles States Patent and Textenuel Offi



US006950444B1

(12) United States Patent Holmquist et al.

(10) Patent No.: US 6,950,444 B1 (45) Date of Patent: Sep. 27, 2005

(54) SYSTEM AND METHOD FOR A ROBUST PREAMBLE AND TRANSMISSION DELIMITING IN A SWITCHED-CARRIER TRANSCEIVER

(75) Inventors: Kurt Holmquist, Largo, FL (US); Joseph Chapman Seminole, FI (US)

(73) Assignce: Paradyne Corporation Largo . FL (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 812 days

(21) Appl No: 09/637,185

(22) Filed: Aug. 11, 2000

Related U.S. Application Data

(60) Provisional application No 60/150,436, filed on Aug. 24, 1999

(56) References Cited

US PAIENT DOCUMENTS

5 278,689	Α	*	1/1994	Gitlin et al.	 . 359/137
5 305 384	Α	+	4/1994	Ashby ct al	 380/29
5 535 199	Α	t	7/1996	Amnict al	

5,822,373 A *	10/1998	Addy	375/259
6 252,865 B1	6/2001	Walton et al .	370/335
6 353,635 B1 *	3/2002	Montague et al	375/240.26
6 651 210 B1 *	11/2003	Trott et al	714/758

^{*} cited by examiner

Primary Examiner—Kenneth Vanderpuye (74) Attorney. Agent, or Firm—Thomas, Kayden, Horstemeyer & Risley LLP

(57) ABSTRACT

A method and system for robust delimiting of transmitted messages in switched-carrier operation in which a preamble precedes each communication message with the preamble comprising symbols transmitted at a rate lower than that of the following data. The lower rate symbols of the preamble significantly increase the probability that the decoder will decode the preamble symbols error free Communication line control information can be included in the robust preamble, thereby ensuring that line control information is reliably transferred over the communication channel The first symbol of the preamble can be transmitted at the lower symbol rate and at an increased power level, thereby clearly and reliably delimiting the beginning of a transmission. The end of the communication message can be reliably delimited by sending the first symbol containing only bits from a next cell of information at a lower symbol rate and including an extra bit in that symbol. The extra bit can be set to indicate to a receiver whether the last cell of information has just

55 Claims, 10 Drawing Sheets





Exhibit D


Sep. 27, 2005

Sheet 1 of 10




Sep. 27, 2005

Sheet 2 of 10



Sep. 27, 2005

Sheet 3 of 10



Sep. 27, 2005

Sheet 4 of 10





FIG. 3E


Sep. 27, 2005

Sheet 5 of 10




Sep. 27, 2005

Sheet 6 of 10



Sep. 27, 2005

Sheet 7 of 10




U.S. Patent

Sep. 27, 2005


Sheet 8 of 10

US 6,950,444 B1




Sep. 27, 2005

Sheet 9 of 10



Sep. 27, 2005

Sheet 10 of 10



SYSTEM AND METHOD FOR A ROBUST PREAMBLE AND TRANSMISSION DELIMITING IN A SWITCHED CARRIER TRANSCEIVER

CROSS-REFERENCE TO RELATED APPLICATIONS

This document claims priority to, and the benefit of the filing date of Provisional Application Ser. No. 60/150,436 entitled "A TECHNIQUE FOR ROBUST SIGNAL DELIMITING AND ENCODING OF CRITICAL LINK CONTROL SIGNALS APPLIED TO TRANSMISSION OF ATM CELLS OVER A DSL USING ADAPTIVE TIME DOMAIN DUPLEX (AIDD)," filed on Aug 24 1999 which is hereby incorporated by reference

JECHNICAL FIELD

The present invention relates generally to communications systems, and more particularly, to a system and method for a robust preamble and transmission delimiting in a switched-carrier transceiver

BACKGROUND OF THE INVENTION

Data communication typically occurs as the transfer of 25 information from one communication device to another This is typically accomplished by the use of a modem located at each communication endpoint. In the past, the term modem denoted a piece of communication apparatus that performed a modulation and demodulation function. 30 hence the term 'modem' Today the term modem is typically used to denote any piece of communication apparains that enables the transfer of data and voice information from one location to another. For example, modem communication systems use many different technologies to perform the 35 transfer of information from one location to another. Digital subscriber line (DSL) technology is one vehicle for such transfer of information DSL technology uses the widely available subscriber loop, the copper wire pair that extends from a telephone company central office to a residential location, over which communication services, including the exchange of voice and data, may be provisioned DSI devices can be referred to as modems, or, more accurately, transceivers, which connect the telephone company central office to the user, or remote location typically, referred to as 45 the customer premises DSI communication devices utilize different types of modulation schemes and achieve widely varying communication rates. However, even the slowest DSI communications devices achieve data rates far in excess of conventional point-to-point modems

DSL transceivers can be used to provision a variety of communication services using, for example, asynchronous transfer mode (ATM) ATM defines a communication protocol in which 53 octet (byte) cells are used to carry information over the DSL communication channel. The first five octets of the ATM cell are typically used for overhead and the remaining 48 octets are used to carry payload data When using a switched-carrier transmission methodology, a control transceiver may be connected via the DSL to one or the transmission is commonly referred to as "half-duplex," which is defined as two way electronic communication that takes place in only one direction at a time. With only a single remote transceiver on a line, switched-carrier transmission transmission in both directions simultaneously) In this case, full-duplex operation is typically enabled by employing

either echo cancellation or frequency division multiplexing Hybrid techniques are possible such as one in which there are multiple remote transceivers and communication takes place between the control transceiver and only one remote transceiver in full-duplex fashion. As it relates to the present invention, the common characteristic of these communication techniques is the use of a switched-carrier modulation

in which transmitters are deliberately silent for some interval between signal transmissions. For simplicity, the following discussions assume the simplest case of using switch carrier modulation with a half-duplex (also sometimes referred to as "time domain duplex") line usage discipline

Before the transmission of ATM cells, a preamble containing channel, transmission, address and administrative 15 information may be transmitted by the transceiver. The application of this preamble is sometimes referred to as "framing' the data to be transmitted Due to the switchedcarrier nature of the transmission, silence precedes this preamble and it is of course important for all symbols in this 20 preamble to be received error free. It is also desirable to have the ability to precisely delimit the beginning and end of a transmission to within one transmitted symbol interval Robustly delimiting the beginning of a message enables a receiving transceiver to reliably begin immediately decoding the message at the correct symbol. Likewise, robustly delimiting the end of a message enables a receiving transceiver to reliably decode the entire message through the final symbol and then stopping so as to prevent data loss and to prevent the inclusion of any false data. Furthermore, by communicating the end of message indicator to a receiving transceiver prior to the actual end of the message, line turnaround time (i.e., idle time on the line between transmissions) can be reduced, thereby increasing the effective use of the available line bandwidth

Because the most efficient signal constellation encoding cannot allocate signal space to silence, it is impractical to reliably discriminate silence from a signal when analyzing only a single symbol encoding an arbitrary data value

To improve message delimiting, existing techniques use special marker symbols whose symbol indices are greater than those used to encode data. At N bits per symbol (bps) data is encoded using symbol indices 0 through 2"-1. The special symbols use indices 2 v and above While these special marker symbols are useful for marking the beginning and end of a transmission, their placement at the outer edges of a constellation raises the peak signal, thus increasing the peak to average ratio (PAR) across all data rates by as much as 4 dB Unfortunately, discrimination of special symbols has the same error threshold as does decoding of data

Thus, it would be desirable to have a robust manner in which to detect the beginning and end of a transmission so that line bandwidth can be most efficiently allocated Furthermore, it would be desirable to robustly transmit a message preamble including control information thereby greatly improving the probability that the preamble is received error free

SUMMARY OF THE INVENTION

The present invention provides an improved system and more remote transceivers. In such a communication scheme, 60 method for robustly delimiting a message transmission in switched-carrier communication systems. The invention provides a method and system for transmission of a message preamble in which transmission of the preamble is more robust than the data. In this manner, the beginning and end may instead be employed in full-duplex mode (i.e., allowing 65 of a transmission can be robustly delimited and channel control information can be reliably conveyed to a receiving

The system of the present invention uses a novel header application, which enables the transport of ATM, or any other data, efficiently and economically over a communications channel such as a DSL communications channel

Briefly described, in architecture, the system for robust transmission delimiting comprises a communication message including a preamble including a plurality of bits representing communication link control information, and an encoder configured to encode the preamble bits into a plurality of symbol indices. The symbol indices are encoded at a lower bit per symbol rate relative to the maximum rate capable of being supported over a communication channel

In another aspect, the invention is a system for delimiting the end of a transmission. The system takes a communication message segmented into a plurality of fixed size units, each fixed size unit including a plurality of bits, and includes an encoder configured to encode the plurality of bits into a plurality of symbol indices at a first data rate. The encoder is also configured to encode the first symbol index containing only bits from each fixed size unit at a data rate lower than that of the first data rate.

The present invention can also be viewed as a method for robust transmission delimiting comprising the steps of applying a preamble to a communication message, the preamble including a plurality of bits representing communication link control information, and encoding the preamble bits into a plurality of symbol indices. The symbol indices are encoded at a lower bit per symbol rate relative to the maximum rate capable of being transmitted over a 30 communication channel

In another aspect the invention is a method for delimiting the end of a transmission comprising the steps of segmenting a communication message into a plurality of fixed size units, each unit including a plurality of this, encoding a plurality of the bits in the cells into a plurality of symbol indices, the symbol indices being encoded at a first rate, and encoding the first symbol index containing only bits from each fixed size unit at a rate lower than that of the first rate

BRIEF DESCRIPTION OF THE DRAWINGS

The invention can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present invention. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.

FIG 1 is a schematic view illustrating a switched-carrier half-duplex communication environment, in which DSI transceivers containing the present invention reside;

FIB 2A is an illustration of the time-domain duplex communication methodology employed by the DSI transceivers of FIG 1:

FIG. 2B is a schematic view illustrating in further detail a communication message of FIG. 2A;

FIG 3A is a schematic view illustrating the bit to symbol relationship of the communication message of FIG 2B;

FIG 3B is a schematic view illustrating, in further detail, the preamble of FIG 3A;

FIG 4A is a graphical illustration representing a two (2) bit per symbol signal space constellation and the increased energy symbol of FIG 3B;

FIG 4B is a graphical illustration showing an exemplar grouping of constellation points representing different bit per symbol rates in accordance with an aspect of the invention;

4

FIG 5 is a schematic view illustrating the communication message of FIG 3A and a technique for scrambling that further improves reliable transmission of the message pre-

FIG 6 is a schematic view illustrating the communication message of FIG 3A and the reduced line turn around delay made possible by an aspect of the invention;

FIG 7 is a block diagram illustrating the control DSL transceiver of FIG 1;

FIG. 8 is a block diagram illustrating the encoder of FIG. 7; and

FIG 9 is a block diagram illustrating the decoder of FIG

DETAILED DESCRIPTION OF THE INVENTION

Although, described with particular reference to the transmission of ATM cells over a DSI communication channel, the system and method for a robust preamble and transmission delimiting can be implemented to transmit all forms of data in any switched-carrier transmission system in which it is desirable to send a robust preamble and to robustly delimit the beginning and end of each communication message

Furthermore, the system and method for a robust preamble and transmission delimiting can be implemented in software, hardware, or a combination thereof. In a preferred embodiment(s), selected portions of the system and method for a robust preamble and transmission delimiting are implemented in hardware and software. The hardware portion of the invention can be implemented using specialized hardware logic. The software portion can be stored in a memory and be executed by a suitable instruction execution system (microprocessor). The hardware implementation of the system and method for a robust preamble and transmission delimiting can include any or a combination of the following technologies, which are all well known in the art: an discrete logic circuit(s) having logic gates for implementing logic functions upon data signals, an application specific inte-40 grated circuit having appropriate logic gates, a programmable gate array(s) (PGA) a field programmable gate array (FPGA) etc

Furthermore, the robust preamble and transmission delimiting software, which comprises an ordered listing of executable instructions for implementing logical functions, can be embodied in any computer-readable medium. Moreover, use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system apparatus, or device and execute the instructions.

In the context of this document, a 'computer-readable medium can be any means that can contain, store, communicate, propagate, or transport the program for use by 55 or in connection with the instruction execution system apparatus, or device. The computer readable medium can be. for example but not limited to an electronic, magnetic, optical, electromagnetic, infrared or semiconductor system, apparatus, device, or propagation medium. More specific examples (a non-exhaustive list) of the computer-readable medium would include the following: a electrical connection (electronic) having one or more wires, a portable computer diskette (magnetic), a random access memory (RAM), a read-only memory (ROM), an erasable programmable readonly memory (EPROM or Flash memory) (magnetic), an optical fiber (optical), and a portable compact disc read-only memory (CDROM) (optical) Note that the computer-

Turning now to the drawings, FIG. 1 is a schematic view illustrating a switched-carrier half-duplex communication environment 1, in which DSL transceivers containing the present invention reside Although the invention will be described below in a half-duplex communication environment, the DSL transcrivers containing the invention may be used in a switched-carrier full-duplex environment as well. In such a case, full duplex operation may be enabled using technologies such as echo cancellation or frequency division multiplexing. Communication environment 11, includes central office 12 connected via communication channel 16 to customer premises 21 Communication channel 16 can be any physical medium over which communications signals can be exchanged, and in the preferred 20 embodiment, is the copper wire pair that extends from a telephone company central office to an end-user location such as a home or office. Central office 12 includes DSL transceiver 100 connected to communication channel 16 DSL transceiver 100 processes data via connection 14. DSL transceiver 100 exchanges data via connection 14 with any data terminal equipment (DTE), such as a computer or data

Customer premises 21 includes one or more DSL transto communication channel 16. The infrastructure wiring 18 can be, for example but not limited to, the telephone wiring within a private residence or within an office DSL transceivers 150 can be connected to a variety of telecommunication devices located at customer premises 21 For 3 example, DSL transceiver 150 connects via connection 22 to a personal computer 26 Although additional DS1 transceivers can be located at customer premises 21, an exemplar one of which is indicated using reference numeral 155 the aspects of the invention to be discussed below are also 40 applicable if only one DSL transceiver 150 is located at customer premises 21 In the example given in FIG. 1, DSL transceiver 155 connects to computer 28 via connection 29

The DSL transceiver 100 located at central office 12 is considered a "control device" and the DSL transceiver 150 45 located at customer premises 21 is considered a "remote device. This is so because the control DSL transceiver 100 controls the communication sessions by periodically polling each remote DSL transceiver 150 to determine whether the remote device has information to transmit Regardless of the 50 number of DSL transceivers located at customer premises 21, the method of communication between DSL transceiver 100 located at central office 12 and DSL transceiver 150 located at customer premises 21 is half-duplex in nature, sometimes referred to as adaptive time-domain duplex, or 55 data driven half-duplex, unless the above-mentioned technologies such as echo cancellation or frequency division multiplexing allow full-duplex operation between the controi transceiver 100 and one remote transceiver 150. This means that during any time period only one DSL transceiver so may transmit at any time. In the situation in which there are multiple DSL transceivers located at customer premises 21 the DSL transceiver 100 located at central office 12 periodically polls each DSL transceiver located at customer premises 21 at an appropriate time to determine whether any 65 of the remotely located DSL transceivers have any information to transmit to central office 12 If only one DSI

transceiver 150 is located at customer premises 21, the communication method may be half-duplex in nature or conventional full-duplex techniques may be used (e.g., using either frequency division multiplexing or echo cancellation)

FIG 2A is a schematic view illustrating the time-domain duplex communication methodology between a control DSL transceiver 100 and a remote DSL transceiver 150. When a control DSL transceiver 100 desires to send a message to a remote DSL transceiver 150 the control DSL transceiver 100 sends a communication message 31 including a preamble and any information that is to be transmitted. There are times when the communication message may include only a preamble. After the transmission of communication message 31. the remote DSL transceiver to which communication message 31 is addressed (in this example remote DSL transceiver 150) responds with communication message 32 After the remote DSL transceiver 150 completes the transmission of communication message 32, the control DSI transceiver 100 is now free to send another communication message 34 to either the same remote DSI transceiver 150 or, if present a different remote DSL transceiver, such as DSL transceiver 155 (remote "n") of FIG 1 As illustrated in FIG 2A, remote DSL transceiver "in responds with communication message 36 In this manner, the communication methodology between control DSL transceiver 100 and all remote DSL transceivers 150 155 n is switchedcarrier and time-domain duplexed

FIG 2B is a schematic view illustrating, in further detail, the communication message 31 of FIG 2A Communication ceivers 150 connected via internal infrastructure wiring 18 30 message 31 begins with preamble 40 followed by optional administrative header 42. In accordance with an aspect of the invention, all communication messages, regardless of the content, begin with preamble 40 Administrative header 42 is optional and can be used to send information that is neither part of the preamble 40 or of any data to follow For example, the administrative header 42 could convey a description of noise level conditions at one end so the other end may opt to increase or reduce the power level of its transmission as necessary Likewise, the administrative header 42 sent by a remote transceiver could contain information regarding the amount of payload information that the remote transceiver is ready to transmit and its relative priorities so that the control transceiver could after the amount of time that this remote transceiver is given to transmit its data (relative to any other transceivers connected to the line) When the payload data comprises ATM cells, the control transceiver could use messages conveyed by the administrative header 42 to direct remote devices to activate or deactivate various ATM virtual circuits

If data is included in communication message 31, one or more AIM cells follow the optional administrative header 42 Although illustrated using three ATM cells 44, 45 and 46, there are situations in which no ATM cells, or for that matter, no information of any kind, follows preamble 40. In the case in which information does follow preamble 40, and for purposes of illustration only, ATM cells 44, 45 and 46 are each standard 53 octet ATM cells. For example, ATM cell 44 includes 5 octet ATM header 47 and 48 octets of ATM data 48 ATM cells 45 and 46 are identical in structure to ATM cell 44 AIM cells 44, 45 and 46 adhere to the conventional AIM cell structure as defined in standardized AIM literature. It should be noted that optional administrative header 42 does not follow the standard ATM cell format and that administrative header 42 can be any number of octets in length. As known to those baving ordinary skill in the art, an octet comprises 8 bits of information. Although described with particular reference to the transportation of ATM cells over a DSL communication channel, the principles of the invention are applicable to all fixed length communication messages

FIG. 3A is a schematic view illustrating the bit to symbol relationship of the communication message 31 of FIG. 2B. In accordance with an aspect of the invention, preamble 40 is placed at the beginning of every transmission (i.e., each communication message 31). Preamble 40 is followed by optional administrative header 42, which is then followed, if there is data to transmit, by one or more 53 octet ATM cell 10 44 and 45 Although illustrated using only two ATM cells, any number of ATM cells may follow preamble 40 and, if included, optional administrative header 42 The ATM cells are a stream of data information represented as a series of bits that are placed into each ATM cell.

The preamble 40 is also a series of bits, which are encoded into a number of communication symbols. Symbols are the representation of the bits to be transmitted, and are represented as signal points in a signal space constellation (to be described below with respect to FIGS 4A and 4B) In 20 cell 44 or bit 61 for cell 45) is added for a total of N-1 bits accordance with one aspect of the invention, each of the bits in preamble 40 are encoded into symbols, an exemplar one of which is illustrated using reference numeral 55, at the lowest available bit rate that can be transmitted over the communication channel 16 For purposes of illustration 2 only, the symbols that encode the bits in the preamble 40 shown in FIG 3A are encoded at a rate of two (2) bits per symbol. However, any number of bits per symbol lower than that of the normally transmitted data rate can be used so long as the symbol rate allows a receiving device to more reliably decode those symbols. For example, if the normal data rate is five (5) bits per symbol, then a symbol rate of two (2) bits per symbol has a significantly (approximately 9 dB) higher noise margin than the five (5) bit per symbol data rate, thereby allowing the symbols that are encoded at the lower 35 rate of two (2) bits per symbol to be very robustly and reliably decoded by a receiving device. In this manner, the preamble 40, which is sent at the beginning of every communication message 31, can be made sufficiently robust so that the chance that it will always be received error free 40 is greatly increased Although very robust, there are still situations in which the symbols into which the preamble bits are encoded can be corrupted. However, in accordance with another aspect of the invention, because the preamble 40 is sent at the beginning of every communication message 31, 45 even if the preamble 40 is corrupted, only data following that preamble may be affected, i.e., lost due to corruption if certain bits of the preamble are corrupted.

In accordance with another aspect of the invention the first symbol 55 representing the first bits in the preamble 40 50 can be sent using an increased power level thereby clearly and robustly delimiting the beginning of the communication message 31 The effect of this increased power level symbol 55 will be explained in greater detail below with respect to FIGS. 4A and 4B

Still referring to FIG 3A, if an administrative header 42 is present in communication message 31 then the bits that are contained in administrative header 42 will be encoded at a symbol rate of "N" bits per symbol, where N is the normal data rate. The normal data rate can be any data rate, for 60 example, but not limited to, a value between 2 and 12 (inclusive) bits per symbol. For purposes of illustration, and for simplicity of explanation, the normal symbol rate can be five bits per symbol This is represented by the group of symbols 56 into which all the bits of administrative header 65 42 and a portion of the bits of header 47 of ATM cell 44 are encoded

In accordance with another aspect of the invention the first symbol used to encode bits from a particular cell that contains bits only from that cell will be encoded at a data rate lower than that of the standard data rate used for all other bits of each cell. For example, symbol 57 is the first symbol that contains bits only from ATM cell 44 The last symbol 65 of symbol group 56 contains bits from both administrative header 42 and ATM cell 44. Likewise, symbol 60 is the first symbol containing only bits from ATM cell 45 In accordance with this aspect of the invention, the symbols 57 and 60 will be encoded at a data rate that is two (2) bits per symbol lower than that of the preceding symbol (represented by N-2 where N is the number of bits per symbol used for encoding all other bits of the administrative header and ATM cells.) In this manner because of the fixed length 53 octet ATM cells, by simple bit counting, the receiver will always know the first symbol encoding bits from a cell that contains only bits from this cell, and therefore has the special encoding described herein. These N-2 bits of the cell data are grouped for transmission and an additional bit (bit 54 for encoded into symbol 57 or 60, respectively. This group of N-1 bits, represented by symbol 57 or 60, is encoded into a symbol and scaled for transmission with the scaling normally applied when encoding at N-1 bits per symbol The extra bit 54 or 61 indicates whether or not the cell just started (ATM cell 44 or 45, respectively) is the last cell of the transmission The extra bit 61 in symbol 60 is set to logic one to indicate that AIM cell 45 is the last cell of the transmission so that the receiver will know at the beginning of the receipt of ATM cell 45 that ATM cell 45 is the last cell in the transmission. For the same reason, bit 54 in symbol 57

If N=2, then no bits are taken from the cell to encode the next symbol (since N-2=0) Since N-1=1, the next symbol contains just one bit, which is the last cell indicator This effectively inserts an entire extra symbol in each cell Nevertheless, the same encoding/decoding logic for this special symbol applies for any value of N≤2

set to zero so that the receiver will know that at least one

more cell follows cell 44

Once the receiver knows that a particular cell is the last cell in the message, by simple counting it can readily identify the symbol that contains the last bits of the last cell This is represented in FIG 3A as symbol 51 or optionally symbol 53 Since the number of bits remaining to be transmitted in the last symbol (M) can be less than N, a modified encoding technique is preferable for this symbol. One option is to add one or more padding bits (P) 52 so that M+P=N Another option is to encode the last group of bits at M bits per symbol as represented by symbol 53 This has the advantage of increased robustness for the transmission of

For simplicity, the following discussion does not address this second technique Having recognized the last symbol of the transmission, the receiver does not attempt to demodulate and decode the signal on the line following this symbol since the transmitting station must now be sending silence

It should be noted that although described as being encoded at N-1 bits per symbol, the symbols 57 and 60 containing the additional last cell indicator bit can be encoded at any symbol rate lower than that of the standard transmission rate (N bits per symbol) For example, if N is five (5), the specially encoded symbols could also be encoded at N-2 or three (3) bits per symbol so that they contain two (2) bits of cell data plus the last cell indicator bit In this manner the receiver can clearly and reliably decode the symbol 60, thereby providing a robust and reliable end of message delimiter

In accordance with this aspect of the invention, and to be described in further detail with respect to FIG. 3B, it is also desirable to have the ability to indicate that a message contains only an administrative header 42. In order to accomplish this, the first symbol containing data from the administrative header 42 can also be encoded using the higher noise margin N-1 bit per symbol encoding technique described above For example, the first N-2 bits of the administrative header 42 can be combined with a last cell bit (such as bit 61 of symbol 60) and be encoded at the N-1 bit 10 per symbol rate. This can provide the extra bit to indicate whether or not one or more ATM cells follow administrative used without seriously reducing the overall transmission header 42. An alternative technique is to simply include a bit in the preamble 40 that indicates whether an administrative header 40 follows the preamble. For simplicity, it has been assumed that this alternative technique is used with respect

Because each ATM cell is the smallest unit of a payload of ATM cells, and because all ATM cells have the same length, the first symbol of each cell that carries only bits of that cell can readily be identified. Because these bits are transmitted using the specially encoded symbol carrying two fewer bits than normal (as described above) the length of each cell is effectively increased by two bits. In some cases this can result in one extra symbol being needed to transmit the cell. In other cases an additional cell is not needed because the spare bits are available anyway (and would have ended up as the padding bits (P) 52 in FIG 3A). Because the cells may be transmitted contiguously as a bit stream, the addition of one extra symbol may provide sufficient extra bits to cover the opening symbol of multiple following cells For example, at eight (8) bits per symbol in one (1) extra symbol is needed to cover the end of frame signaling overhead to transmit up to four (4) cells

to FIG 3A and in the following discussion

FIG 3B is a schematic view illustrating, in further detail, 35 the exemplar preamble 40 of FIG. 3A The bit stream of preamble 40 comprises four (4) bits 62 that include information regarding the transmit rate (in bits per symbol) used to encode data following preamble 40 (the data comprising the optional administrative header and optional ATM cells), four (4) bits 63 that include information regarding the rate (also in hits per symbol) that the receiver is capable of receiving, two (2) bits 64 that identify the address of a remote DSL transceiver if the control DSL transceiver is transmitting (if a remote DSI transceiver is transmitting then these two (2) bits 64 can represent the address of that remote DSL transceiver) and two (2) bits 66, which can be used to communicate the format of the message to follow For example the two (2) bits 66 can be used to advise a receiving device whether an administrative header 42 follows the preamble 40, whether ATM cells follow the preamble, whether both follow or whether only the preamble is being transmitted. The four (4) bits provided by symbols 55 and 67 and by symbols 68 and 69 can each encode as many as sixteen data encoding rates.

As mentioned above, the preamble 40 is sent at the beginning of each transmission. The twelve (12) bits that comprise the preamble 40 are encoded into symbols 55, 67 68, 69, 70 and 71 in accordance with that described above symbols in preamble, 40 are encoded at a low bit per symbol rate. In this example, all of the symbols are encoded at a rate of two (2) bits per symbol, however, any other low bit per symbol rate can be used with similar results. The low bit per symbol rate ensures a high signal-to-noise ratio for these 65 symbols, thereby significantly decreasing the probability that these preamble symbols will be corrupted by noise on

the communication channel The payload data (administrative header and ATM cells) would typically be encoded at N bits per symbol only if transmission at this N bit per symbol rate has an acceptably low rate of errors (based on line length, signal strength, noise, distortion and other impairments that may be present). Otherwise, data transmission efficiency would suffer. Therefore, encoding the preamble at less than N bits per symbol allows a corresponding improvement in the reliability of transmitting this information such that it is highly unlikely to be corminted. Since very few bits are needed to convey the information carried in the preamble, a very low rate can be

10

In accordance with another aspect of the invention, the first symbol 55 is encoded at a rate of two (2) bits per symbol and has its energy increased to a point at which noise on the communication channel is unlikely to cause a receiver to erroneously interpret the first symbol 55 as silence. Likewise the increased energy makes it unlikely that noise on the communication channel will cause the receiver to erroneously interpret an interval of the silence that precedes each message as the starting symbol of a message. It has been found that an energy increase of 3dB is sufficient. This aspect of the invention will be described in greater detail below with respect to FIGS 4A and 4B In this manner, the beginning of each transmission can be clearly and robustly delimited The remainder of the symbols 67, 68, 69, 70 and 71 that represent the bits in preamble 40 are all encoded at two (2) bits per symbol, but do not have their energy increased

The four (4) transmit rate bits 62 inform a receiving DSL transceiver of the transmit rate of the information to follow the preamble 40 Sending this information in every message has significant benefits. It provides the transmitting transceiver the option of changing the encoding rate for the payload from one message to the next Messages containing information that has been determined to be of high priority can be transmitted using a lower number of bits per symbol to improve the chances of its being received without errors. If the communications system intermittently has a reduced throughput demand, the transceivers may instantly reduce their data rates to improve robustness without adversely affecting real throughput Finally, if a severe noise condition (such as an impulse caused by plain old telephone service (POTS) ringing signals on a subscriber line 16) happens to corrupt one or both of the symbols 55 and 67 that encode the transmit rate, only the payload data in this message will be improperly decoded The receiver's memory of a corrupted rate value lasts only until the next transmission begins. This allows the transmit rate to potentially be changed for every message while at the same time avoiding the complexities of providing fail-safe communication of the rate, such as through use of an automatic repeat request (ARQ) protocol, 55 that would be needed if the rate is sent only when it is changed

The receive rate bits 63 allow the transmitting device to communicate to the receiving device the maximum receive rate at which the transmitting device can receive. Inherently In accordance with an aspect of the invention, all of the 60 included in these receive rate bits 63 are commands that instruct the opposite device to either increase or decrease its transmit rate. This allows the responding transceiver to instantly modify the rate it uses for its next transmission to accommodate changes in the signal quality that have been detected at the opposite end of the line

In accordance with an aspect of the invention, the address bits 64 need only be used when the control DSL transceiver

100 is communicating with a plurality of remote DSI transceivers in what is commonly referred to as "multipoint" mode When communicating in "multi-point, mode the address bits 64 include either the address of the remote DSI. transceiver 150 that is to transmit next (if the transmission is sent by the control DSI transceiver 100) or the address of the responding remote DSI transceiver 150 (if the transmission is sent by the remote DSI transceiver 150) Sending these bits 64 at the lower bit rate of the preamble reduces the likelihood of a remote transceiver 150 not responding or of the incorrect remote transceiver 150 responding to a message from the control transceiver 100 Frequent occurrence of either of these two types of errors could adversely affect the overall data transmission efficiency of the line

The format bits 66 indicate whether the optional administrative header 42 is being sent, whether one or more ATM cells are being sent, or whether both or neither are being sent As described previously, the receiver uses this information in conjunction with the transmit rate from bits 62 to identify the special symbols at the start of each ATM cell and to determine the symbol that is the last in the message Robust transmission of this information at the start of each message allows the transmitter to dynamically modify the message format as needed from one message to the next Should one of the format bits be corrupted by an abnormally severe noise event, the "damage" is restricted to the current message only To operate reliably the receiver could have a "back up" method of recognizing the end of a message such as through detecting loss of signal energy for an extended 30 duration

FIG 4A is a graphical illustration representing a two (2) bit per symbol signal space constellation and the increased energy symbol of FIG 3B. The constellation points labeled "c" represent the points in a standard 2 bit per symbol constellation. For each constellation point "c' transmitted, the effect of noise can make the point appear to a receiver to have been moved with respect to where it was when it was transmitted. The dashed circle 76 surrounding constellation point 79 represents the space within which noise may move the point and still have the point reliably decoded by the receiver. The point 79 appears in a different place at the decoder due to noise induced in the communications channel 16 Each of the points "c" have a space about which they can move and still be reliably decoded by the receiver.

The circle 77 encloses the area surrounding the origin of the in-phase-(horizontal) and quadrature (vertical) axes of FIG 4A about which an interval of silence (no constellation point) can be moved by the same additive noise that can affect signal points. This additive noise could cause the silence to be interpreted by the decoder as one of the constellation points in a two (2) bit per symbol constellation due to the overlap of the decoding discrimination threshold circles 76 and 77. As shown, the circle 76 and the circle 77 have sufficient overlap in region 73 so that silence can easily 55 be interpreted as one of the signal points "c". Conversely, one of the signal points "c" could also be interpreted by the decoder as silence.

For efficient operation, it is desirable that the beginning and end of each transmission be robustly and precisely 60 identified (to within one (1) symbol interval). The beginning and end of each transmission are preceded and followed by silence on the line. Because the most efficient constellation encoding cannot allocate signal space to silence, it is impractical to reliably discriminate silence from signal when analyzing only a single symbol. In other words, it would be undesirable for silence that occurs before a message or after

a message to be interpreted as a constellation point c", and it would be undesirable for a constellation point 'c" to be interpreted as silence. As mentioned above, this is possible due to the effect of noise altering the position of the constellation signal points "c" or the position of silence

In accordance with an aspect of the invention, the first symbol (symbol 55 of FIG 3B) in the preamble 40 is transmitted with increased energy, thereby increasing the probability that it will be reliably detected by the decoder of the receiving device. In this manner, the beginning of each transmission is clearly and robustly delimited The signal point "b" in FIG. 4A is an exemplar one of four (4) two (2) bit per symbol constellation points that are transmitted at an increased energy level. While other increases may provide useful, a 3 dB increase is typically sufficient and does not increase the ratio of peak power to average power (PAR) of the transmitted signal. As illustrated, the signal point "b" is enclosed by dotted circle 78, within which the point "b" may move due to noise on the communication channel 16 and still be reliably decoded by the receiver. As shown, there is no overlap between circle 78 and circle 77. Accordingly, by boosting the energy of the first symbol (symbol 55 of FIG 3B) transmitted in a communication message (31 of FIG. 3A), there is a significantly higher probability that the boosted symbol will be reliably decoded and not be mis-25 taken for silence. Nor will silence be mistaken for this boosted energy first symbol. Preferably, the receiver places the threshold to discriminate signal from noise at one unit from the origin as shown by circle 17 in FIG 4A

FIG 4B is a graphical illustration showing an exemplar grouping of constellation points representing different bit per symbol rates in accordance with an aspect of the invention. For example purposes only, assuming that normal data is encoded at five (5) bits per symbol, the black constellation points, an exemplar of one of which is illustrated using reference numeral 81, represent data encoded at five (5) bits per symbol. In accordance with an aspect of the invention, all the symbols in the preamble 40 are encoded at a rate of two (2) bits per symbol and are illustrated by the four (4) constellation points labeled "c" in FIG. 4B These two (2) bit per symbol constellation points provide a higher signal-to-noise ratio (high margin) than do the normal data encoded at five (5) bits per symbol. This increased margin increases the probability that the receiver will reliably decode all the symbols in the preamble.

In accordance with another aspect of the invention, the four constellation points labeled "b" in FIG. 4B represent the first symbol (symbol 55 of FIGS 3A and 3B), which energy is boosted by 3 dB. In this manner, the constellation points "b" representing the boosted symbol 55 of FIG 3A and 3B will robustly and reliably communicate the beginning of a transmission. Circle 82 represents the maximum signal level of any symbols as the number of bits per symbol becomes arbitrarily large, but the average power of the transmitted signal is the same as it is for either the five (5) bits per symbol (81) or the two (2) bits per symbol (points 'c") constellations shown Therefore, as illustrated by circle 82, the instantaneous power required by the boosted symbol points "b" is not any higher than that used to send the normal data at any bits per symbol value. In this manner, the boosted symbol represented by constellation points "b" can be used to reliably indicate the start of a message without requiring a higher transmit level capability than that needed for normal data transmission. The non-boosted two (2) bit per symbol constellation points indicated as 'c" (having a significantly higher signal-to-noise ratio than that of the normal five (5) bit per symbol data) are used to transmit all symbols of the preamble after the first symbol

FIG 5 is a schematic view illustrating the communication message 31 of FIG. 3A and another aspect of the invention Typically, it is desirable to scramble all the data bits in a communications message using a self-synchronizing scrambler so that all points in the signal constellation can be used Unfortunately, the self-synchronizing capability of the scrambler carries the inherent disadvantage of error propagation and extension. A single bit in error in the received data stream is typically transformed by the selfsynchronizing descrambling process into at least 3 erroneous bits that are separated by several bits that are not in error

Typically, in switched-carrier operation, the scrambler setting (state) at the end of one transmission is preserved and used to begin scrambling the next message (This enables full randomization of the encoding process so as to make full use of the available channel bandwidth) Similarly, in a receiving device, when descrambling, the state of the descrambler that exists at the end of the previously received message is used to begin the descrambling process for the next received message. This means that the last state of the scrambler saved after scrambling the data portion of the message would then be used to begin scrambling the preamble bits of the next message

Unfortunately, using this technique with the robust preamble 40 of the invention can lead to error propagation from 25 the data portion of the communication message to the preamble 40 Allowing errors, which are more likely due to the larger number of bits per symbol, in the payload data to corrupt the data in the preamble due to the inherent error extension of the descrambling process significantly reduces the robustness of the preamble 40 In accordance with another aspect of the invention, a first scrambler can be used to scramble the information contained in the preamble 40 and a second scrambler can be used to scramble the data (i.e. the information in the ATM cells 44 45, etc.)

As shown in FIG. 5. line 87 indicates that a first scrambler is used to scramble the preamble 40 of communication message 31 and also used to scramble the preamble of communication message 86 Similarly, line 88 indicates that a second scrambler is used to scramble the data portion of communication message 31 and the data portion of communication message 86. The message to message randomizing desirable for full usage of the available channel bandwidth can be maintained if the setting of the preamble scrambler (to be described with respect to FIG 8) at the end of one preamble is used to begin the scrambling of the preamble of the next communication message 86 Because errors in the preamble are considered unlikely to occur, and because the bits received at the end of a previous preamble define the descrambler state used to descramble the next preamble, error extension from one message preamble into the preamble is also much less likely than in the single

An alternative to this that avoids the use of two scramblers 55 is to save the state of the preamble scrambier after scrambling the preamble as the state to use to begin scrambling of the next preamble. This cab be done instead of the conventional approach of using the state of the scrambler at the end of the message. This technique can also prevent errors at the 60 benefits of the present invention. Transmitter 115 commuend of one message from corrupting the preamble of the next transmission

FIG 6 is a schematic view illustrating the communication message 31 and the reduced line turn around delay made possible by an aspect of the invention. In time-domain 65 duplex operation any periods during which no transceiver is transmitting represent loss of available bandwidth. To make

14

most efficient usage of a communication line, it is desirable to minimize these periods. Some intervals of silence necessarily occur between transmissions because the transition from silence to the first symbol of the preamble is the manner in which the beginning of the next transmission is delimited The process by which a transceiver makes the transition from receiving to transmitting is referred to as "line turn-around" and the time required may determine the minimum amount of silence that can occur between messages Various aspects of the design and implementation of a time-domain duplex transceiver may result in increased delays in the line turn-around process. For example, transmitter filters and receiver equalizers have inherent delays. The analog-to-digital and digital-to-analog conversion process as well as the process of transferring digital samples between the signal processor and converters may have some inherent delays. If the signal processing is implemented in firmware there may be delays between the arrival of received signal samples and the time the processing can be performed All of these factors may extend the line turnaround time to the point that transmission efficiency is significantly reduced

As described above with respect to FIG 3A communication message 31 includes a specially encoded symbol 60 transmitted at a lower bit per symbol rate than that of the normal data encoding rate. The symbol encodes an additional bit 61 that indicates whether or not the ATM cell is the last cell in the communication message 31 If it is indicated to the receiver at the beginning of the last ATM cell 46 that the ATM cell 46 is the last cell in the communication message, (instead of waiting to the end of the AIM cell 46) line turn around delay can be reduced. As illustrated, if a receiving device must wait until the end of the last message to learn that the message is complete, there will be a delay "d" between the time that the communication message 31 is received and the time at which the transmission of communication message 91a can begin. By having advance notification that the communication message is about to be complete, a remote DSL transceiver 150 can begin transmission of the next message before reception of the current message has been completed. By knowing the delay contributed by the factors such as those mentioned previously, the transceiver can begin the transmission process, indicated by communication message 91b, so as to reduce delay "d" as much as possible, potentially reducing it to the minimum value needed for the receiver to reliably detect the transitionfrom silence to signal at the beginning of the next message

FIG. 7 is a block diagram illustrating the control DSI. transceiver 100 of FIG. 1 Although, described with respect to control DSL transceiver 100, the following description is equally applicable to a remote DSL transceiver 150. Control DSI transceiver 100 includes microprocessor 101, memory 102, transmitter 115 and receiver 120 in communication via logical interface 108. A bi-directional stream of ATM cells from a DTE is communicated via line 14 to the control DSI. transceiver 100 Memory 102 includes end of transmission delimiting software 106 and robust preamble software 104 This software resides in memory 102 and executes in microprocessor 101 in order to achieve and perform the nicates with line interface 109 via connection 112 in order to gain access to communication channel 16 Information received on communication channel 16 is processed by line interface 109 and sent via connection 111 to receiver 120

Transmitter 115 includes, among other elements that are known to those having ordinary skill in the art, encoder 200 and modulator 117 Similarly, receiver 120 includes among

other elements that have been omitted for clarity, decoder 300 and demodulator 118

FIG 8 is a block diagram illustrating the encoder 200 of FIG 7. The transmit sequencer 236 commands the multiplexer 214 via connection 242 to select the first two (2) bits 5 of the four (4) bits (62 of FIG 3B) that define the current transmit rate from transmit rate element 206, via connection 212 This symbol is then forwarded to preamble scrambler 217, via connection 216 for scrambling, and is then forwarded via connection 218 to two (2) bit per symbol 10 preamble encoder 219 This encoded symbol is then forwarded via connection 226 to gain increase element 227 where its energy is increased by approximately 3 dB and is then sent via connection 228 to multiplexer 224 and over connection 254 to modulator 117

The next two (2) bits of the transmit rate (62 of FIG. 3B) are then scrambled and encoded in the same way Next the transmit sequencer 236 commands the multiplexer 214 via connection 242 to select the four (4) bits representing the requested received rate from receive rate element 204, which bits are forwarded to multiplexer 214 via connection 211 These four (4) bits are then forwarded to preamble scrambler 217 where they are scrambled, and then forwarded via connection 218 to two (2) bit per symbol preamble encoder 219 where they are encoded into a pair of symbols. These encoded symbols, are forwarded directly via connection 226 to multiplexer 224 and then forwarded via connection 254 to modulator 117

If there are multiple remote DSL transceivers 150 and 155, then the transmit sequencer 236 commands the multiplexer 214 via connection 242 to select the two (2) bits representing the remote address from remote address element 202, which bits are then forwarded via connection 209 to multiplexer 214 These two (2) bits are then forwarded via connection 216 to preamble scrambler 217, which scrambles the bits and forwards them via connection 218 to the two (2) bit per symbol preamble encoder 219. The two (2) bit per symbol preamble encoder 219 encodes the bits and transfers 224 and then via connection 254 to modulator 117

Transmit sequencer 236 senses if an administrative header 42 and/or ATM cells 44, 45, 46 are available for transmission via connections 232 and 234, respectively, and uses this information to prepare the message format indicator which 45 is loaded by the transmit sequencer 236 via connection 207. The transmit sequencer 236 commands the multiplexer 214 via connection 242 to select the two (2) bits representing the message format from element 201, which bits are then forwarded via connection 208 to multiplexer 214. These two 50 (2) bits are then forwarded via connection 216 to preamble scrambler 217, which scrambles the bits and forwards them via connection 218 to the two (2) bit per symbol preamble encoder 219 The two (2) bit per symbol preamble encoder 219 encodes the bits and transfers the encoded symbol via 55 connection 226 through multiplexer 224 and then via connection 254 to modulator 117

Next, transmission of either the administrative header 42 or the ATM cell payload begins by transmit sequencer 236 sending a command via connection 235 to multiplexer 241 60 to select either the administrative header 42 via element 229 or payload data via element 231 These bits are supplied through multiplexer 241 via connections 239 and 238 and are then forwarded via connection 244 to payload scrambler 246 Payload scrambler 246 scrambles the bits and forwards them via connection 248 to N bit per symbol data encoder 249 and N-1 bit per symbol data encoder 251. As mentioned

16

above with respect to FIG 5, payload scrambler 246 may use as its initial state either the state that exists at the end of scrambling the preamble (supplied via connection 247) or the state that exists after completion of scrambling the payload portion of the previous message. As mentioned above with respect to FIG. 3A, all the data bits are encoded at an N bit per symbol data rate by data encoder 249 and forwarded via connection 257 to multiplexer 224 until the first symbol containing only bits from a new ATM cell is detected This symbol is encoded at a rate of N-1 bits per symbol by N-1 bit per symbol data encoder 251 and forwarded via connection 256 to multiplexer 224 The index for this symbol as delivered to payload scrambler 246 is formed by selecting the first N-2 bits of the first octet of the cell and adding an additional bit (i.e., bit 54 or bit 61 of FIG 3A) representing the state of the last cell signal 237 as selected via multiplexer 241. When instructed by transmit sequencer 236 via connection 252, the multiplexer 224 selects the symbols from either N bit per symbol data encoder 249 or from N-1 bit per symbol data encoder 251 and forwards these symbols via connection 254 to modulator

Transmit sequencer 236 uses the payload bits per symbol value N received via connection 212 to determine the 25 number of symbols to encode for each cell and to determine which symbol is to be encoded at the N-1 bits per symbol rate and contain the last cell indicator bit. After completing transmission of the message, transmit sequencer 236 commands multiplexer 224 via connection 252 to select silence 30 221 via connection 222 as the input to the modulator 117.

FIG. 9 is a block diagram illustrating the decoder 300 of FIG 7. A received transmission stream is received in demodulator 118, where it is demodulated in accordance with techniques known those having ordinary skill in the art The first symbol is forwarded via connection 301 to gain reduction element 302. Gain reduction element 302 reduces the gain of the first symbol and supplies that reduced energy symbol via connection 304 to multiplexer 306 Receive sequencer 328 sends a signal to multiplexer 306 via conthe encoded symbol via connection 226 through multiplexer 40 nection 354 instructing multiplexer 306 to select that reduced gain symbol and transfer it via connection 307 to two (2) bit per symbol preamble decoder 308. The decoded bits from the first symbol are then sent via connection 309 to preamble descrambler 311 Preamble descrambler 311 descrambles the first bits in the transmission and forwards them via connection 312 to the multiplexer 314. When instructed by receive sequencer 328 via connection 332, the multiplexer 314 forwards these bits via connection 324 to transmit rate element 236

The following preamble symbols are all forwarded via connection 301 directly to multiplexer 306, which forwards these symbols via connection 307 for decoding by two (2) bit per symbol preamble decoder 308. The decoded bits are forwarded via connection 309 to preamble descrambler 311 as mentioned above. These bits are then forwarded in order via connections 324, 321, 318 and 316 to transmit rate element 326, receive rate element 322, remote address element 319 and message format element 317, respectively.

Next, the administrative header symbols and ATM cell data symbols that have been encoded at N bits per symbol are forwarded via connection 301 to N bit per symbol data decoder 337 and the ATM cell data symbols that have been encoded at N-1 bits per symbol are forwarded via connection 301 to N-1 bit per symbol data decoder 339 These symbols are decoded and the decoded bits are transferred via connections 338 and 341 to multiplexer 342 Similarly, as mentioned above with respect to FIG. 8, receive sequencer

328 insures that the symbols encoded at the rate of N-1 bits per symbol are forwarded via connection 301 to N-1 bit per symbol data decoder 339, which forwards the decoded bits via connection 341 to multiplexer 342. As shown, the value of N, which is the bits per symbol value used for the N bits per symbol, or N-1 bits per symbol decoding is controlled by the just received transmit rate bits that have been stored in transmit rate element 326

At the appropriate time, receive sequencer 328 commands the multiplexer 342 via connection 347 to forward the bits via connection 344 to payload descrambler 336 In accordance with an aspect of the invention, the preamble descrambler 311 operates only on the preamble bits and the payload descrambler 336 operates only on the payload bits. As mentioned above with respect to FIG. 5, the payload descrambler may use as its initial state either the state of the preamble descrambler at the end of descrambling the preamble as supplied via connection 334 or the state of the payload descrambler at the end of descrambling the payload bits of the previous message. The descrambled payload bits are then forwarded via connection 346 to multiplexer 349 20 When ordered by receive sequencer 328 via connection 331, the multiplexer 349 forwards the administrative header bits via connection 351 and the payload data bits via connection 352 These bits are then forwarded via logical interface 108 to microprocessor 101 for processing (FIG 7) Receive 25 sequencer 328 determines the presence or absence of the administrative header and ATM cells via the just received message format bits that have been stored in element 317 and provided to receive sequencer 328 via connection 327 When the bits for each symbol containing the last message bit are available at multiplexer 349, receive sequencer 328 directs the N-2 bits of payload data to the payload data element 356 via connection 352 and receives the last cell bit via connection 329 Receive sequencer 328 uses the current bits per symbol value for payload data received via connection 324 to determine the beginning and end of each cell. Based on the message format and the value of the last cell indicator bit, receive sequencer 328 determines when the last symbol of the message has been decoded and instructs demodulator 118 (FIG 7) to stop delivering demodulated 40

In an alternative embodiment, the special encoding of the last cell as described above in FIG 3A can be omitted and an "eye pattern closure test" can be used to detect the end of the message. In such a situation where it is acceptable to lose the advanced notification of the end of the transmission, beneficial alternative uses for the special encoding of the first bits of each cell are possible. For example, this special encoding as described above with respect to FIG 3A wherein N-2 bits are encoded for the first full bytes of each cell, can be used to indicate whether or not the ATM cell header (e.g., ATM header 47 of FIG 2B) is present. This can be useful in the situation in which a string of ATM cells have exactly the same header. This can happen for example, for ATM adaptation layer 5 (AAL5) cells that carry data from a 55 single protocol data unit (PDU) if no other cells have been interleaved The single extra bit (bit 61 of FIG. 3A) provided by the encoding described above with respect to FIG 3A, can be used to indicate whether or not the following cell contains a header. If the bit 61 indicates that there is no 60 header, the receiver copies the last header received ahead of the payload octets of this next cell before forwarding it to the ATM layer Advantageously, this reduces the approximate 10 percent overhead imposed by the five (5) octet header (47 of FIG 2B)

It should be emphasized that the above-described embodiments of the present invention particularly any "preferred 18

embodiments, are merely possible examples of implementations, merely set forth for a clear understanding of the principles of the invention Many variations and modifications may be made to the above-described embodiment(s) of the invention without departing substantially from the spirit and principles of the invention For example, the robust preamble and transmission delimiting system and method are applicable to all switched-carrier transmission methodologies in which it is desirable to reliably delimit the beginning and end of each communication message All such modifications and variations are intended to be included herein within the scope of the present invention

Therefore, having thus described the invention, at least the following is claimed:

- 1 A system for robust transmission delimiting, comprising:
 - a communication message including a preamble, the preamble operating to frame the message and to delimit the message from silence, the preamble including a plurality of bits representing communication link control information; and
- an encoder configured to encode the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per symbol rate relative to the maximum rate capable of being supported over a communication channel
- 2 A system for robust transmission delimiting, compris
 - a communication message including a preamble, the preamble including a plurality of bits representing communication link control information; and
- an encoder configured to encode the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per symbol rate relative to the maximum rate capable of being supported over a communication channel
- wherein the preamble includes information that defines a rate at which data following the preamble has been encoded for transmission
- 3 The system as defined in claim 2, further comprising a gain boost element configured to increase the energy of the first symbol index to reliably indicate the beginning of the communication message.
- 4 The system as defined in claim 2, wherein the preamble includes information defining a maximum rate at which a first transceiver that is sending the preamble is able to receive transmissions from a second transceiver that is receiving the preamble.
- 5 The system as defined in claim 2, wherein the preamble indicates whether a data portion follows the preamble and if so, the format and type of data that follows the preamble
- 6 The system as defined in claim 2, wherein the preamble indicates whether administrative information follows the preamble.
- 7 The system as defined in claim 5, further comprising: a first scrambler configured to scramble the preamble; and a second scrambler configured to scramble the data,
- wherein a state of the scrambler used to scramble the bits that comprise the preamble is the state that existed when scrambling of a previous preamble was completed
- 8 The system as defined in claim 5, wherein the data portion of the communication message comprises fixed size units the fixed size units comprising a plurality of bits and

19

wherein the bits are encoded into symbol indices such that, for each of the fixed size units, one symbol index is encoded differently from the other symbols

- 9 The system as defined in claim 8, wherein the differently encoded symbol index further comprises an extra bit 5 that indicates whether the fixed size unit from which the other bits of the differently encoded symbol indices are obtained is the last one transmitted in a message.
- 10 The system as defined in claim 8, wherein the differently encoded symbol index is encoded at a data rate lower 10 than that of the other symbols carrying message data
- 11 A system for delimiting the end of a transmission, comprising:
 - a communication message segmented into a plurality of fixed size units, each fixed size unit including a plu- 15 rality of bits; and
 - an encoder configured to encode the plurality of bits into a plurality of symbol indices at a first data rate, the encoder also configured to encode at a second rate when producing the first symbol index in the plurality 20 of symbol indices that contains only bits from each fixed size unit, where the second rate is lower than the
- 12. A method for robust transmission delimiting, the method comprising the steps of:
 - applying a preamble to a communication message, the preamble operating to frame the message and to delimit the message from silence, the preamble including a plurality of bits representing communication link control information; and
- encoding the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per symbol rate relative to the maximum rate capable of being transmitted over a communication channel.
- 13 A method for robust transmission delimiting, the method comprising the steps of:
 - applying a preamble to a communication message, the preamble including a plurality of bits representing communication link control information:
- encoding the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per symbol rate relative to the maximum rate capable of being transmitted over a communication channel; and
- which data following the preamble has been encoded for transmission
- 14 The method as defined in claim 13, further comprising the step of increasing the energy of the first symbol index to reliably indicate the beginning of the communication mes- 50
- 15 The method as defined in claim 13, further comprising the step of including information in the preamble defining a maximum rate at which a transceiver that is sending the preamble is able to receive transmissions from a transceiver 55 that is receiving the preamble
- 16. The method as defined in claim 13, further comprising the step of using the preamble to indicate whether a data portion follows the preamble and, if so, the format and type of data that follows the preamble
- 17. The method as defined in claim 13, further comprising the step of using the preamble to indicate whether administrative information follows the preamble
- 18. The method as defined in claim 16, further comprising the steps of

6.5

scrambling the preamble using a first scrambler; scrambling the data using a second scrambler; and scrambling the bits in the preamble using the state of the scrambler that existed when scrambling of the previous preamble was complete.

19. The method as defined in claim 16, wherein the data portion of the communication message comprises fixed size units, the fixed size units comprising a plurality of bits, and wherein the bits that comprise each of the fixed size units are encoded into symbol indices such that for each of the fixed size units, one symbol index is encoded differently from the other symbols.

20. The method as defined in claim 19, further comprising the step of including in said differently encoded symbol index an extra bit that indicates whether the fixed size unit from which the other bits of said differently encoded symbol indices are obtained is the last one transmitted in a message.

- 21 The method as defined in claim 19, further comprising the step of encoding the differently encoded symbol index at a data rate lower than that of the other symbols carrying message data.
- 22 A method for delimiting the end of a transmission, the method comprising the steps of:
 - segmenting a communication message into a plurality of units, each unit including a plurality of bits and having a fixed size;
- encoding a plurality of the bits in the plurality of units into a plurality of symbol indices, the symbol indices being encoded at a first rate; and
- encoding one symbol index of the plurality of symbol indices at a rate lower than the first rate, the one symbol index containing bits from only one of the plurality of
- 23 A system for robust transmission delimiting comprising:
 - means for applying a preamble to a communication message, the preamble operating to frame the message and to delimit the message from silence, the preamble including a plurality of bits representing communication link control information; and
 - means for encoding the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per symbol rate relative to the maximum rate capable of being transmitted over a communication channel
- 24 The system as defined in claim 23, further comprising including information in the preamble defining a rate at 45 means for increasing the energy of the first symbol index to reliably indicate the beginning of the communication message.
 - 25 A system for robust transmission delimiting, comprising:
 - means for applying a preamble to a communication message, the preamble including a plurality of bits representing communication link control information;
 - means for encoding the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per symbol rate relative to the maximum rate capable of being transmitted over a communication channel; and
 - means for including information in the preamble defining a rate at which data following the preamble has been encoded for transmission
 - 26 The system as defined in claim 25, further comprising means for including information in the preamble defining a maximum rate at which a transceiver that is sending the preamble is able to receive transmissions from a transceiver that is receiving the preamble
 - 27 The system as defined in claim 25, further comprising means for using the preamble to indicate whether a data

20

portion follows the preamble and, if so, the format and type of data that follows the preamble

- 28 The system as defined in claim 25, further comprising means for using the preamble to indicate whether administrative information follows the preamble
 - 29 The system as defined in claim 27 further comprising: means for scrambling the preamble using a first scram-
 - means for scrambling the data using a second scrambler; and
 - means for scrambling the bits in the preamble using the state of the scrambler that existed when scrambling of the previous preamble was complete
- 30 The system as defined in claim 27, wherein the data portion of the communication message comprises fixed size units, the fixed size units comprising a plurality of bits; and
 - means for encoding the bits that comprise each of the fixed size units into symbol indices such that for each of the fixed size units, one symbol index is encoded 20 differently from the other symbols.
- 31. The system as defined in claim 30, further comprising means for including in said differently encoded symbol index an extra bit that indicates whether the fixed size unit from which the other bits of said differently encoded symbol 25 indices are obtained is the last one transmitted in a message
- 32 The system as defined in claim 30, further comprising means for encoding the differently encoded symbol index at a data rate lower than that of the other symbols carrying message data
- 33 A system for delimiting the end of a transmission comprising:
 - means for segmenting a communication message into a plurality of fixed size units, each unit including a plurality of bits;
 - means for encoding a plurality of the bits in the units into a phirality of symbol indices, the symbol indices being encoded at a first rate; and
- means for encoding at a second rate when producing the first symbol index in the plurality of symbol indices that contains only bits from each fixed size unit where the second rate is lower than the first rate
- 34 A computer readable medium having a program for robust transmission delimiting, the program comprising logic for performing the steps of:
 - applying a preamble to a communication message, the preamble operating to frame the message and to delimit the message from silence, the preamble including a plurality of bits representing communication link control information; and
- encoding the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per symbol rate relative to the maximum rate capable of being transmitted over a communication channel
- 35 The program as defined in claim 34, further comprising logic for performing the step of increasing the energy of the first symbol index to reliably indicate the beginning of the communication message
- 36 A computer readable medium having a program for 60 robust transmission delimiting, the program comprising logic for performing the steps of.
 - applying a preamble to a communication message, the preamble including a plurality of bits representing communication link control information;
 - encoding the preamble bits into a plurality of symbol indices, the symbol indices encoded at a lower bit per

22

- symbol rate relative to the maximum rate capable of being transmitted over a communication channel; and
- including information in the preamble defining a rate at which data following the preamble has been encoded for transmission
- 37. The program as defined in claim 36, further comprising logic for performing the step of including information in the preamble defining a maximum rate at which a transceiver that is sending the preamble is able to receive 10 transmissions from a transceiver that is receiving the pre-
 - 38 The program as defined in claim 36, further comprising logic for performing the step of using the preamble to indicate whether a data portion follows the preamble and, if so, the format and type of data that follows the preamble
 - 39 The program as defined in claim 36, further comprising logic for performing the step of using the preamble to indicate whether administrative information follows the preamble
 - 49 The program as defined in claim 38, further comprising logic for performing the steps of:
 - scrambling the preamble using a first scrambler;
 - scrambling the data using a second scrambler; and
 - scrambling the bits in the preamble using the state of the scrambler that existed when scrambling of the previous preamble was complete
 - 41 The program as defined in claim 38, wherein the data portion of the communication message comprises fixed size units the fixed size units comprising a plurality of bits; and
 - wherein the bits that comprise each of the fixed size units are encoded into symbol indices such that for each of the fixed size units, one symbol index is encoded differently from the other symbols.
- 42 The program as defined in claim 41, further comprising logic for performing the step of including in said differently encoded symbol index an extra bit that indicates whether the fixed size unit from which the other bits of said differently encoded symbol indices are obtained is the last 40 one transmitted in a message
 - 43 The program as defined in claim 41 further comprising logic for performing the step of encoding the differently encoded symbol index at a data rate lower than that of the other symbols carrying message data.
 - 44 A computer readable medium having a program for delimiting the end of a transmission the program comprising logic to perform the steps of:
 - segmenting a communication message into a plurality of fixed size units, each unit including a plurality of bits;
 - encoding a plurality of the bits in the fixed sized units into a plurality of symbol indices, the symbol indices being encoded at a first rate; and
 - encoding at a second rate when producing the first symbol index in the plurality of symbol indices that contains only bits from each fixed size unit, where the second rate is lower than the first rate
 - 45 A method for delimiting the end of a transmission, the method comprising the steps of:
 - segmenting a communication message into a plurality of fixed size units, each unit including a plurality of bits;
 - encoding the first N bits in a unit into a first symbol index, the first symbol index being encoded at a first rate, N being less than the fixed size; and
 - encoding the remaining bits in the plurality of units into a plurality of symbol indices at a rate greater than the first rate

23

- 46. The system as defined in claim 11, further comprising a gain boost element configured to increase the energy of the first symbol index to reliably indicate the beginning of the communication message.
- 47. The system as defined in claim 11, wherein the 5 preamble indicates whether a data portion follows the preamble and, if so, the format and type of data that follows the
- 48 The method as defined in claim 22, further comprising reliably indicate the beginning of the communication mes-
- 49. The method as defined in claim 22, further comprising portion follows the preamble and, if so, the formal and type of data that follows the preamble and is so, the formal and type of data that follows the preamble are so, if so, the formal and type of data that follows the preamble of data that follows the preamble of the communication message. of data that follows the preamble
- 50 The system as defined in claims 33, further comprising means for increasing the energy of the first symbol index to reliably indicate the beginning of the communication mes-
- sage
 51 The system as defined in claim 33, further comprising means for using the preamble to indicate whether a data

24

portion follows the preamble and if so, the format and type of data that follows the preamble

- 52. The program as defined in claim 44, further comprising logic for performing the step of increasing the energy of the first symbol index to reliably indicate the beginning of the communication message
- 53 The program as defined in claim 44 further comprising logic for performing the step of using the preamble to the step of increasing the energy of the first symbol index to 10 indicate whether a data portion follows the preamble and, if so, the format and type of data that follows the preamble
 - 54 The method as defined in claim 45, further comprising the step of increasing the energy of the first symbol index to
 - 55. The method as defined in claim 45, further comprising the step of using the preamble to indicate whether a data portion follows the preamble and, if so, the format and type 20 of data that follows the preamble

US005710761A

United States Patent [19]

Scott

[11] Patent Number: 5,710,761

[45] Date of Patent:

Jan. 20, 1998

[54]	ERROR CONTROL NEGOTIATION BASED
	ON MODULATION

[75] Inventor: Robert Earl Scott, Indian Rocks Beach Fla

[73] Assignee: Paradyne Corporation Largo, Fla.

[21] Appl. No: 458,048

[22] Filed: May 31, 1995

[56] References Cited

U.S. PATENT DOCUMENTS

4 715 044	12/1987	Gartner
5 384 780	1/1995	Lomp et al. 375/222
5 430 793	7/1995	Ueltzen et al 375/222
5.481.696	1/1996	Lomp et al 395/500

5.550.881 8/1996 Sridhar et al 375/222 5.636.037 6/1997 Saitoh 375/222

Primary Examiner—Melvin Marcelo Attorney, Agent, or Firm—Thomas Kayden. Horstemeyer & Risley

57] ABSTRACT

A modem dynamically selects the type of error-control negotiation sequence as a function of a negotiated parameter of the physical layer. In one embodiment of the invention, a modern selects between error-control negotiation sequences as a function of the type of modulation negotiated in the physical layer. In particular, the modem has at least two type of error-control negotiation sequences to select from: "LAPM or Disconnect," and "LAPM MNP or Buffer." When the modem negotiates a V.32 or higher modulation, the modem uses the "LAPM or Disconnect" error control negotiation sequence. However, when the modem negotiates a V.32 bis or lower modulation, the modem uses the "LAPM. MNP or Buffer" error control sequence.

16 Claims, I Drawing Sheet




Exhibit A

U.S. Patent

Jan. 20, 1998

5,710,761





FIG. 2



ERROR CONTROL NEGOTIATION BASED ON MODULATION

BACKGROUND OF THE INVENTION

The present invention relates to data communications equipment, e.g., modems, and, more particularly, to the error control negotiation phase of establishing a data connection

In establishing a data connection between two modems. the modems perform a "handshaking" sequence to negotiate various parameters about the data connection, e.g. the type of modulation (which relates to line speed), and the type of error control protocol. The type of modulation is representative of the 'physical' layer of a data connection, while the type of error control protocol is representative of the "link" layer of the data connection. The negotiation of the physical layer is always negotiated before the link layer

The types of error control protocols used today are: "Link Access Protocol Modem" (LAPM), "Microcom Networking Protocol' (MNP), or "Buffer" (which in reality is no error control) Typically, in negotiating the type of error control protocol a modern tries each type of error control protocol in turn In particular the modern uses a negotiation sequence defined herein as "LAPM, MNP, or Buffer" In this negotiation sequence, the modern attempts to connect with the far-end modem for several seconds, e.g., 2 seconds, using an "LAPM" protocol like International Telecommunication Union (ITU) standard V.42. If the far-end modern does not appropriately respond, the modern then tries to connect with the far-end modern for several seconds e.g., 6 seconds. 30 using the "MNP" protocol. If this too is unsuccessful the modern then falls back to a non-error control mode, i.e., the "Buffer" mode of operation. This type of negotiation sequence typically allows a modern to connect to the widest range of industry-available modems.

Unfortunately with higher modulation speeds available. like those in ITU standards V.34 and to a lesser degree. V.32bis, the above error control negotiation sequence can present a problem. In particular, as noted above, the negotiation of the line speed (modulation) occurs before the 40 negotiation of the type of error control. In order to determine the appropriate line speed, a modem uses a technique called "line probing." Unfortunately, the accuracy of current line probing techniques is not perfect. As a result, a modern may erroneously connect at too high a line speed. In other words, 45 even though the line speed was successfully negotiated, the error rate at that line speed is high. This affects the time it takes to perform the subsequent error control negotiation. In particular, with an increase in the error rate, the LAPM type of error control may not be negotiated within the 2 seconds. 50 mentioned above Further, in severe cases, the time delay in negotiating the error control protocol will be so long that neither LAPM nor MNP is negotiated causing the modem to fallback to buffer mode. The latter presents a problem, since users typically want V.42 error control and V.42bis 55 data compression for their data calls, however in buffer mode neither V.42 error control nor V 42bis data compression are available

One way to solve the above-mentioned problem is to have negotiation-'L APM or Disconnect' for example. With this negotiation setting, the modern tries for an extended length of time e.g., 30 seconds, to negotiate a LAPM data connection. Even if the modern has trouble at the start of the call, LAPM may still be negotiated because of the longer 65 time delay However, this negotiation sequence presents a problem when connecting to modems that do not support

LAPM. i.e., MNP-only or non-error-control modems. In order to connect to MNP-only or non-error-control moderns. the user must switch the modern back to using the "LAPM. MNP, or Buffer" error control negotiation sequence, described above. Typically, the user switches between error control negotiation sequences via an respective AT command. This is not user-friendly. In today's marketplace, the configuration of the modern itself, e.g., what type of error control negotiation sequence to use should be transparent to 10 the user

SUMMARY OF THE INVENTION

However, I have realized a solution that solves all of the above problems and is user-friendly. I have observed that almost every high-speed modem (V34, V32bis, V32) has a LAPM mode and that the LAPM mode is enabled. Further only the low-speed modems (V.22bis or below) are MNPonly or non-error control And, finally, the modulation (physical layer) is always negotiated before the error control protocol (link layer). Therefore, and in accordance with the invention a modern dynamically selects the type of link layer negotiation sequence as a function of a negotiated parameter of the physical layer

In one embodiment of the invention, a modern selects between error control negotiation sequences as a function of the type of modulation negotiated in the physical layer. In particular, the modern has at least two type of error control negotiation sequences to select from: "LAPM or Disconnect' and "LAPM, MNP or Buffer When the modem negotiates a V.32 or higher modulation, the modem uses the "LAPM or Disconnect" error control negotiation sequence. However when the modem negotiates a V 22bis or lower modulation, the modern uses the "LAPM MNP or Buffer" error control sequence.

In another embodiment of the invention, a modern uses the data rate negotiated at the physical layer, rather than the modulation, to select the type of error control sequence. For example if the modem connects at 2400 bits per second (bps) or below the modern uses the "LAPM, MNP or Buffer" error control sequence. However, if the modern connects at a rate higher than 2400 bps. the modern uses the "LAPM or Disconnect" error control negotiation sequence It should be noted that even though V.34 supports 2400 bps. I have observed that this data rate is unlikely to be used i.e. a data rate of 2400 bps or less can be used to infer there is no high-speed modem in the data connection

The above-described inventive concept provides a number of advantages. The user does not have to administer the modem to select a particular type of error control negotiation sequence via an AT command or other type of strap setting. Further, a modern incorporating the inventive concept still maintains compatibility with a large part of the currently installed-base of modems. Finally, this approach allows a high-speed modern to connect at the highest feasible rate and still negotiate the use of the LAPM protocol

BRIEF DESCRIPTION OF THE DRAWING

FIG 1 is a block diagram of a data communications a different negotiation sequence for error control 60 equipment embodying the principles of the invention; and FIG. 2 is a flow diagram of an illustrative method embodying the principles of the invention for use in the modem of FIG. 1

DETAILED DESCRIPTION

FIG. 1 shows an illustrative high-level block diagram of a modem embodying the principles of the invention As

shown, modem 100 couples to a communications channel (not shown) via line 133, which is, e.g., a local loop that couples modem 100 to a local central office (not shown). Modern 100 is also coupled to respective data terminal equipment (DTE) 10 via line 11. Other than the inventive concept, the components of modem 100 are well-known and will not be described in detail. Modem 100 includes DTE interface 105 microprocessor-based central processing unit (CPU) 110, memory 120 and digital signal processing circuitry (DSP) 130 Since FIG. 1 is a high-level block diagram, other parts of modern 100 not important to the inventive concept are assumed to be included within these representative components. For example, DSP 130 is representative of not only a digital signal processing chip, but also includes the "data access arrangement" (DAA) circuitry that couples any transmitted and received data signals to, and from line 133. Further, although shown as single lines in FIG. 1, lines 11, 106, 111, 109, and 133, are representative of a plurality of signals as known in the art to interconnect the various components. For example, line 11 is representative of any one of a number of ways for coupling data communications equipment to data terminal equipment. e.g. a serial interface like that specified in Electronic Industry Association (EIA) standard RS-232

As known in the art, CPU 110 provides a controlling function for modem 100, e.g., CPU 110 controls, via line 109, DSP 130 for establishing, maintaining, and disconnecting, from a data connection to a far end modem (not shown), via line 109. In performing this controlling function, CPU 110 operates on, or executes program data 30 stored in memory 120 via line 111, which is representative of control, address, and data signals (not shown)

In accordance with the inventive concept, modem 100 dynamically selects the type of error control negotiation sequence as a function of the type of physical layer negotiated Turning now to FIG. 2, an illustrative method embodying the principles of the invention will be described The steps shown in FIG. 2 are illustratively stored in memory 120 as program data as represented by blocks 305. block 310, block 315, etc., of FIG 1, respectively. For the purposes of this description it is assumed that modem 100 has already initiated a data call to a far-end modern (not shown) and a handshaking sequence has begun. As known in the art. CPU 110 first negotiates with the far-end modem the physical layer of the data connection, as shown in step 305. (It should be realized that since this is a negotiation process, whether modem 100 is the originating, or answering, modem is irrelevant to the inventive concept). During the physical layer negotiation, modem 100 negotiates the type of modulation, e.g., V.22, V22bis, V.32, V32bis, and V34 industry standards. After negotiation of the physical layer. CPU 110 evaluates a negotiated parameter of the physical layer in step 310. In particular, CPU 110 compares a value of the negotiated parameter to a predefined value. If the value of the negotiated parameter is greater than 55 or equal to the predefined value, CPU 110 uses an "I APM or Disconnect' error control negotiation sequence in step 315 as part of the link layer negotiation. The software instructions for executing the "LAPM or Disconnect" error control negotiation sequence are illustratively stored in 60 memory 120 at location 121. With this negotiation setting, modem 100 tries for an extended length of time to negotiate a LAPM link layer on the data connection. If a LAPM link layer cannot be negotiated modem 100 disconnects

On the other hand, if the value of the negotiated parameter 65 is less than the predefined value, CPU 110 uses an "LAPM MNP or Buffer" error control negotiation sequence in step

320 as part of the link layer negotiation. The software instructions for executing the "LAPM. MNP or Buffer" error control negotiation sequence are illustratively stored in memory 120 at location 122. As described earlier, in this negotiation sequence modem 100 attempts to connect with the far-end modem for several seconds using an "LAPM" protocol like International Telecommunication Union (ITU) standard V.42. If the far end modem does not appropriately respond modem 100 then tries to connect with the far-end modem for several seconds using the "MNP" protocol. If this too is unsuccessful, modem 100 then falls back to a

non-error control mode, i.e., the "Buffer" mode of operation.

In one embodiment of the invention, the negotiated parameter from the physical layer is the type of modulation negotiated in the physical layer. In particular, when modem 100 negotiates a V.32 or higher modulation modem 100 performs step 315, described above However, when modem 100 negotiates a V.22bis or lower modulation modem 100 performs step 320, described above

In another embodiment of the invention, the negotiated parameter from the physical layer is the negotiated data rate. For example, if modem connects below 4800 bps modem 100 performs step 320, described above. However, when modem 100 connects at a rate equal to or higher than 4800 bps, modem 100 performs step 315, described above. It should be noted that even though high-speed modulations, like V.34, support rates below 4800. I have observed that these data rates are unlikely to be used. As a result, a data rate less than 4800 bps can be used to infer there is no high-speed modem in the data connection.

The above-described inventive concept provides a number of advantages. The user does not have to administer the modem to select a particular type of error control negotiation sequence for use during the link layer negotiation. Further a modem incorporating the inventive concept still maintains compatibility with a large part of the currently installed-base of modems. Finally, this approach allows a high-speed modem to connect at the highest feasible rate and still negotiate the use of the LAPM protocol.

The foregoing merely illustrates the principles of the invention and it will thus be appreciated that those skilled in the art will be able to devise numerous alternative arrangements which, although not explicitly described herein, embody the principles of the invention and are within its spirit and scope.

For example, although the invention is illustrated herein as being implemented with discrete functional building blocks, e.g. a memory. CPU, etc., the functions of any one or more of those building blocks can be carded out using one or more appropriate integrated circuits, e.g. a microprocessor that includes memory.

In addition, although described in the context of a modern external to the data terminal equipment, the inventive concept applies to any other forms of coupling a modern to data terminal equipment, e.g. a modern that is internal to a personal computer or a modern that is part of a mobile phone transceiver. Finally, the selection of a link layer negotiation sequence can be a function of other data rates, types of modulations, and/or other parameters of the physical layer. What is claimed:

1 A method for use in data communications equipment the method comparising the steps of:

negotiating a physical layer of a data connection with a far-end data communications equipment to determine a set of parameters for the physical layer of the data connection with the far-end data communications equipment; and 5

selecting one of a number of error control negotiation sequences as a function of a value of at least one parameter from the set of parameters for the physical layer

- 2. The method of claim 1, further including the step of negotiating error control of the data connection with the far-end data communications equipment in accordance with the selected one of the number of error control negotiation sequences
- 3. The method of claim 1. wherein the at least one 10 parameter is the type of modulation negotiated with the far-end data communications equipment.
- 4. The method of claim 3, wherein the number of error control negotiation sequences include a Link Access Protocol Modern. Microcom Networking Protocol or Buffer 15 sequence and a Link Access Protocol Modern or Disconnect sequence
- 5. The method of claim 4, wherein the Link Access Protocol Modern, Microcom Networking Protocol, or Buffer sequence is selected when the type of modulation negotiated ²⁰ is less than V.32 and wherein the Link Access Protocol Modern or Disconnect sequence is selected when the type of modulation negotiated is greater than or equal to V.32.
- The method of claim 1, wherein the at least one parameter is the data rate negotiated with the far-end data ²⁵ communications equipment.
- 7. The method of claim 6, wherein the number of error control negotiation sequences include a Link Access Protocol Modern, Microcom Networking Protocol or Buffer sequence and a Link Access Protocol Modern or Disconnect 30 sequence.
- 8. The method of claim 7, wherein the Link Access Protocol Modem. Microcom Networking Protocol or Buffer sequence is selected when the data rate is less than 4800 bits per second and wherein the Link Access Protocol Modem 35 or Disconnect sequence is selected the data rate is greater than or equal to 4800 bits per second.
- 9 Data communications apparatus comprising:
- a memory that stores a number of error control negotiation sequences; and

processor circuitry that negotiates a physical layer of a data connection with a far-end data communications equipment to determine a set of parameters for the physical layer of the data connection with the far-end data communications equipment, and then selects from memory one of a number of error control negotiation sequences as a function of a value of at least one parameter from the set of parameters for the physical layer

10. The apparatus of claim 9 wherein the processor negotiates error control of the data connection with the far-end data communications equipment in accordance with the selected one of the number of error control negotiation sequences

11 The apparatus of claim 9 wherein the at least one parameter is the type of modulation negotiated with the far-end data communications equipment

- 12. The apparatus of claim 11, wherein the number of error control negotiation sequences include a Link Access Protocol Modem, Microcom Networking Protocol, or Buffer sequence and a Link Access Protocol Modem or Disconnect sequence.
- 13. The apparatus of claim 12, wherein the processor selects the Link Access Protocol Modern Microcom Networking Protocol, or Buffer sequence when the type of modulation negotiated is less than V.32. and wherein the processor selects the Link Access Protocol Modern or Disconnect sequence when the type of modulation negotiated is greater than or equal to V.32
- 14 The apparatus of claim 9, wherein the at least one parameter is data rate negotiated with the far-end data communications equipment.
- 15. The apparatus of claim 9, wherein the number of error control negotiation sequences include a Link Access Protocol Modern, Microcom Networking Protocol or Buffer sequence and a Link Access Protocol Modern or Disconnect sequence.
- 16. The apparatus of claim 15, wherein the processor selects the Link Access Protocol Modern. Microcom Networking Protocol, or Buffer sequence when the data rate is less than 4800 bits per second, and wherein the processor selects the Link Access Protocol Modern or Disconnect sequence when the data rate is greater than or equal to 4800 bits per second.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 5,710,761

DATED : January 20, 1998

INVENTOR(S): Scott

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Iitle page of the patent, second column, six lines under the heading 'ABSTRACT', change type 'to --types--.

Column 2, line 27 after "at least two" change "type" to --types--

Column 4, line 22 change "4800" (in bold) to -4800- (in regular font)

Column 4. line 49, after "can be" delete 'carded' and insert therefor -- carried--

Signed and Sealed this

Twenty-sixth Day of May, 1998

Attest

BRUCE LEHMAN

Attesting Officer

Commissioner of Faseats and Trademarks